floating-point multiplication algorithms
Performance Evaluation of FPM on Spartan Family FPGAs and Analyze Its Effect on Bonded IOBs
5
Design and Analysis of Matrix Multiplication using IEEE 754 Floating Point Multiplier Partition Technique
8
Pipelined Floating Point Multiplier Based On Vedic Multiplication Technique
8
Run Time Reconfigurable multi precision floating point multiplier design based on pipelining technique using Karatsuba Urdhva algorithms
6
Architectural design of 8 bit floating point multiplication unit
5
Design and Implementation of 16 bit Floating Point Processor for FFT applications
6
1-D DCT Using Latency Efficient Floating Point Algorithms
6
Survey of Matrix Multiplication using IEEE 754 Floating Point for Digital Image Compression
8
DESIGN AND VERIFICATION OF FAST 32 BIT BINARY FLOATING POINT MULTIPLIER BY INCREASING SPEED OF MANTISSA MULTIPLICATION
10
DESIGN OF FLOATING POINT MULTIPLIER BASED ON BOOTH ALGORITHM USING VHDL.
8
Development of a Block Floating Point Interval ALU for DSP and Control Applications
142
ARIMA forecasting as a genetic inheritance operator in floating-point genetic algorithms
17
Synthesis of Low-Power Area Efficient Constant Multiplier Architecture for Reconfigurable Fir Filter Using Hybrid Form
7
Elliptic Curve Point Multiplication Using MBNR and Point Halving
9
Implementation of High Speed Floating Point Dot Product Unit Based on Vedic Mathematics for DSP Applications Kanagala Thejaswi & Kota Venkanna
5
Implementation of Double Precision Floating Point Multiplier Using Wallace Tree Multiplier
9
PX71900-10_CentrExchNewsl#10_Dec56.pdf
448
Improved Architecture for Floating Point Addition
8
Performance Analysis and Verification of Multipliers
10
main () function is required in every C program.
52