• No results found

high-speed parallel processing

Parallel Processing Technique for High Speed Object Recognition

Parallel Processing Technique for High Speed Object Recognition

... very high speed. The system is based on self learning high speed parallel processing ...at speed of 1000 frames per second or more. For high speed object ...

5

Design of Low Power & High Speed Parallel Prefix Comparator

Design of Low Power & High Speed Parallel Prefix Comparator

... Comparator is a basic arithmetic unit that compares the magnitude of two binary numbers, say A and B, and produces output bits: A>B or A<B or A=B. It is an important data-path element for any general purpose ...

6

Design  of High Speed Truncated Parallel Prefix Adder

Design of High Speed Truncated Parallel Prefix Adder

... pre processing, parallel prefix network and post ...One parallel prefix network is connected to other parallel prefix network through a skip ...

6

HIGH SPEED PARALLEL MULTIPLIER –
ACCUMULATOR (MAC)-A REVIEW

HIGH SPEED PARALLEL MULTIPLIER – ACCUMULATOR (MAC)-A REVIEW

... One of the types of MAC for general purpose signal processing was proposed by Elguibaly [8], 2000. It is an architecture where accumulation has been combined with the Carry Save Adder (CSA) Tree that compresses ...

7

Rapidly Processing Mechanism for Remote Sensing Image Based on EMD Model

Rapidly Processing Mechanism for Remote Sensing Image Based on EMD Model

... and high efficient data organization ...template-based parallel processing ...its parallel processing ...for high-performance processing method of RS ...template-based ...

5

A Parallel Prefix High Speed KOGGE Stone Adder for Convolution Application

A Parallel Prefix High Speed KOGGE Stone Adder for Convolution Application

... Abstract— Parallel prefix adder is used for speeding up the system’s logical ...of parallel prefix adder’s structure in VLSI has efficient ...performance. Parallel prefix adder structures are of ...

6

Analysis of Low Power, Area and High Speed Multipliers for DSP Applications

Analysis of Low Power, Area and High Speed Multipliers for DSP Applications

... for high performance and low power demands. In parallel array multiplier most of the power is consumed by the multipliers, to reduce power dissipation in the circuit, pipelining network is ...data ...

5

Design an High speed Digital Fault Tolerant Architecture

Design an High speed Digital Fault Tolerant Architecture

... presents high speed fault tolerant architecture design for digital ...and parallel processing capabilities of computers network are being exploited to provide a high performance, ...

7

Effective Design of an High speed Digital Fault Tolerant Architecture

Effective Design of an High speed Digital Fault Tolerant Architecture

... presents high speed fault tolerant architecture design for digital ...and parallel processing capabilities of computers network are being exploited to provide a high performance, ...

5

High-Speed Parallel Vlsi Architecture For Golay Decoder Algorithm

High-Speed Parallel Vlsi Architecture For Golay Decoder Algorithm

... area-efficient high-speed VLSI architectures must be ...the high quality compressed music signal of the DAB system. The parallel Golay decoder can be, of course, used generally to protect the ...

6

Parallel processing in compute unfied device architecture (CUDA) for energy saving glass (E-Glass)

Parallel processing in compute unfied device architecture (CUDA) for energy saving glass (E-Glass)

... using parallel genetic algorithm as can provide faster speed in generate and execute the coding which, will then using the GPU(Graphic Processer Unit) together with CPU(Center Processing Unit) to ...

24

IMAGE RETRIEVAL BASED ON CONTENT  WITH GRAPHICAL PROCESSING UNIT

IMAGE RETRIEVAL BASED ON CONTENT WITH GRAPHICAL PROCESSING UNIT

... highly parallel programmable processor having better efficiency and high speed that overshadows ...in high performance computing ...highly parallel structure it is used in a number of ...

13

Design of High-Speed Parallel Data Interface Based on ARM & FPGA

Design of High-Speed Parallel Data Interface Based on ARM & FPGA

... of high-speed data interface designs, the way of data acquisition and the speed of transmission are becoming the new challenge ...the high- speed digital processing system which ...

6

Design and Simulation of Parallel CRC Generation Architecture for High Speed Application

Design and Simulation of Parallel CRC Generation Architecture for High Speed Application

... In networking environments, the cyclic redundancy check (CRC) is widely utilized to determine whether errors have been introduced during transmissions over physical links. We focus on the CRC calculation in WLAN where ...

7

High Speed FIR Filter Based on Truncated Multiplier and Parallel Adder

High Speed FIR Filter Based on Truncated Multiplier and Parallel Adder

... Parallel multipliers are typically implemented as either carry-save array or tree ...by parallel multipliers are rounded to n bits to avoid growth in word ...signal processing algorithms hence ...

5

Delay Extraction based Macromodeling with Parallel Processing for Efficient Simulation of High Speed Distributed Networks

Delay Extraction based Macromodeling with Parallel Processing for Efficient Simulation of High Speed Distributed Networks

... CPU speed up offered by the hybrid and GJ techniques over full SPICE simulations is shown in ...The speed up for either iterative technique scale almost linearly with number of processors, thereby ...

162

Parallel and distributed processing in high speed traffic monitoring

Parallel and distributed processing in high speed traffic monitoring

... handling high speed traffic (multi Gbps) in various research fields such as super computing, grid computing, ...these high speeds so as to prevent un-authorised traffic using the requested ...

167

VLSI design of high-speed adders for digital signal processing applications.

VLSI design of high-speed adders for digital signal processing applications.

... units. Parallel pr ocessing with straight har dware duplication, however, may not be economical or cost ...­ speed arithmetic pip e l in e under certain pr ece d en c e ...

180

Hierarchical Hybrid Ant Colony Optimization for High Speed Processing

Hierarchical Hybrid Ant Colony Optimization for High Speed Processing

... In these tables, #iteration represents the timing that it switches ACO without greedy mechanism from ACO with one. That is, 200 in #iteration indicates that ACO is applied until 200 iterations and then Greedy is applied ...

5

Integrated design of a 4 DOF high speed pick and place parallel robot

Integrated design of a 4 DOF high speed pick and place parallel robot

... pick-and-place parallel robots relies not only upon the appropriate topological structures and right geometric dimensions but also upon the desirable elastic dynamic behaviours, sound trajectory planning and even ...

5

Show all 10000 documents...

Related subjects