• No results found

IEEE-754

IEEE 754, VDM

IEEE 754, VDM

... Formal methods are a particular kind of mathematically- based techniques for the specification, development and verification of software and hardware systems. The use of formal methods for software and hardware design is ...

6

Combining  Secret  Sharing   and  Garbled  Circuits  for  Efficient  Private  IEEE 754  Floating-Point  Computations

Combining Secret Sharing and Garbled Circuits for Efficient Private IEEE 754 Floating-Point Computations

... This work provided a protocol for combining GC with secret sharing. For this we consider a setting where the oblivious transfer for the garbled evaluation inputs can work for secret-shared inputs rather than the inputs ...

20

Survey of Matrix Multiplication using IEEE 754 Floating Point for Digital Image Compression

Survey of Matrix Multiplication using IEEE 754 Floating Point for Digital Image Compression

... [4], IEEE-754 determines trade and number juggling positions also, routines for paired and decimal drifting point number juggling in PC programming ...of IEEE - 754 Floating point unit ...

8

Design and Analysis of Matrix Multiplication using IEEE 754 Floating Point Multiplier Partition Technique

Design and Analysis of Matrix Multiplication using IEEE 754 Floating Point Multiplier Partition Technique

... ABSTRACT: Due to advancement of new technology in the field of VLSI and Embedded system, there is an increasing demand of high speed and low power consumption processor. Speed of processor greatly depends on its ...

8

Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754 Standard using VHDL

Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754 Standard using VHDL

... processors. When a CPU executes a program that is calling for a floating point (FP) operation, there are three ways by which it can carry out the operation. Firstly, it may call a floating-point unit emulator, which is a ...

6

Trans-Floating-Point Arithmetic Removes Nine Quadrillion Redundancies From 64-bit IEEE 754 Floating-Point Arithmetic

Trans-Floating-Point Arithmetic Removes Nine Quadrillion Redundancies From 64-bit IEEE 754 Floating-Point Arithmetic

... The reader is faced with a paradigm shift. The reader was educated at a time when division by zero was generally considered impossible. Consequently the reader was taught a partial arithmetic that fails on division by ...

6

Double Security Watermarking Algorithm for 3D Model using IEEE 754 Floating Point Arithmetic

Double Security Watermarking Algorithm for 3D Model using IEEE 754 Floating Point Arithmetic

... Most of the fragile watermarking scheme authenticate the user but unable to locate the region of tampering. The objective of proposed scheme is not only maintaining the quality of watermark 3D object at its acceptable ...

5

IEEE 754 
		compliant floating point fused add sub unit

IEEE 754 compliant floating point fused add sub unit

... Floating point arithmetic is a key component in the development of many algorithms for DSP applications that require large dynamic range and high level of accuracy. This paper proposes a floating point fused add sub unit ...

5

Design and Implementation of IEEE 754 Addition and Subtraction for Floating Point Arithmetic Logic Unit

Design and Implementation of IEEE 754 Addition and Subtraction for Floating Point Arithmetic Logic Unit

... the IEEE 754 [1] standard presents two different floating point formats, Binary interchange format and Decimal interchange ...the IEEE 754 single precision binary format representation; it ...

7

High Speed IEEE 754 Floating Point Multiplier using Different Types of Adder

High Speed IEEE 754 Floating Point Multiplier using Different Types of Adder

... M. K. Jaiswal et al. [4], we display a nonintrusive simultaneous mistake identification (CED) technique for ensuring the control rationale of a contemporary coasting point unit (FPU). The proposed strategy depends on the ...

6

Resilient Iterative Linear Solvers Running Through Errors.

Resilient Iterative Linear Solvers Running Through Errors.

... Bit flips can manifest all sorts of problems, from corrupting arithmetic results or storage to changing the instruction stream. There are too many ways in which things could go wrong, so it is not clear where to start ...

169

FPGA Implementation of Low-Area Floating Point Multiplier Using Vedic Mathematics

FPGA Implementation of Low-Area Floating Point Multiplier Using Vedic Mathematics

... the IEEE 754 single precision floating point format, but with a reduced number of mantissa bits (only 4) while still retaining the hidden „1‟ bit for normalized numbers: ...

5

An Efficient Implementation of Double Precision Floating Point Multiplier Using Booth Algorithm

An Efficient Implementation of Double Precision Floating Point Multiplier Using Booth Algorithm

... The IEEE has produced a standard to define floating point representation and arithmetic which is known as IEEE 754 standard and which is the most common representation today for real numbers on ...

6

VLSI Implementation of Neural Network
                 

VLSI Implementation of Neural Network  

... The realization of bit serial architecture Type III based multiplier implementated in floating point arithmetic provides a good trade off in realizing high end applications which is area-speed-power efficient with good ...

10

FPGA based High Speed Double Precision Floating Point Divider

FPGA based High Speed Double Precision Floating Point Divider

... The high speed double precision floating point divider supports the IEEE 754 binary interchange format, targeted on a Xilinx Virtex-6 xc6vlx75t-3ff484 FPGA. It achieved 344.89 MFLOPs which is 30% fast ...

6

Implementation of 32 bit Floating Point Multiplier and Adder for FFT Processor Using VHDL

Implementation of 32 bit Floating Point Multiplier and Adder for FFT Processor Using VHDL

... for IEEE-754 (single precision) is presented. The IEEE-754 converter is used to convert decimal floating point number into Binary floating point format and it is also used to verify the ...

6

FPGA based Implementation of High Speed Double Precision Floating Point Multiplier with Tiling Technique using Verilog

FPGA based Implementation of High Speed Double Precision Floating Point Multiplier with Tiling Technique using Verilog

... Floating point arithmetic is widely used in many areas, especially scientific computation and signal processing. For many signal processing, and graphics applications, it is acceptable to trade off some accuracy (in the ...

9

Design and Implementation of low power Floating Point Multiplier

Design and Implementation of low power Floating Point Multiplier

... Abstract: - In this paper we describe an Design and Efficient implementation of an IEEE 754 low power single precision floating point multiplier targeted for Xilinx Virtex-5 FPGA. The multiplier ...

9

Implementation Of A High Speed Binary Floating Point Multiplier Using Dadda Algorithm In Fpga

Implementation Of A High Speed Binary Floating Point Multiplier Using Dadda Algorithm In Fpga

... Remadevi R [3] Multiplying floating point numbers is a critical requirement for DSP applications involving large dynamic range. This paper presents design and simulation of a floating point multiplier that supports the ...

7

Design and Implementation of Floating Point Complex number Multiplier Using Modified Vedic Algorithm

Design and Implementation of Floating Point Complex number Multiplier Using Modified Vedic Algorithm

... ABSTRACT: The main purpose of this project is to Design and implementation floting point complex number multiplier by using Vedic Mathematics. The term „Vedic‟ is obtained from the word „Veda‟ which means the store- ...

5

Show all 2963 documents...

Related subjects