IEEE 754 floating-point standard
Optimized Design and Implementation of Ieee-seventy hundred fifty-four Floating Point Processor
... precession Floating Point Unit based on IEEE-754 ...speed floating point units. The use of floating point unit has lot of ...speed floating point unit ...
5
Design of High Speed Single Precision Floating Point Multiplier Using Vedic Mathematics
... binary floating numbers. The IEEE 754 standard endows the format for representation of Binary Floating point numbers ...Binary Floating numbers are represented in Single ...
8
High Speed IEEE 754 Floating Point Multiplier using Different Types of Adder
... IEEE754 standard floating point representation, 8 bit Exponent field in single precision floating point (SP FP) representation and 11 bit in double precision floating ...
6
Survey of Matrix Multiplication using IEEE 754 Floating Point for Digital Image Compression
... as floating point numbers. Based on IEEE-754 standard, floating point formats are classified into binary and decimal interchange ...formats. Floating point ...
8
Pipelined Floating Point Multiplier Based On Vedic Multiplication Technique
... binary floating point numbers. Floating point numbers are one possible way of representing real numbers in binary ...format. Floating-point numbers are widely adopted in many ...
8
Design and Implementation of IEEE 754 Addition and Subtraction for Floating Point Arithmetic Logic Unit
... Floating point numbers are one possible way of representing real numbers in binary format; the IEEE 754 [1] standard presents two different floating point formats, Binary ...
7
Double Security Watermarking Algorithm for 3D Model using IEEE 754 Floating Point Arithmetic
... Generally these 3D object are of two type synthetic (CAD- generated) and real-world (via 3-D scanning). To protect these objects from intentional change watermarking techniques are used. Watermarking of 3D object is ...
5
Trans-Floating-Point Arithmetic Removes Nine Quadrillion Redundancies From 64-bit IEEE 754 Floating-Point Arithmetic
... the standard would not be aware of the claim that the floating-point, relational operators are mutually distinct and would not be aware of the contrary evidence that only 22 relations are defined, ...
6
Design and Implementation of Floating Point Complex number Multiplier Using Modified Vedic Algorithm
... floting point complex number multiplier by using Vedic ...of Floating point multiplier we can use Vedic Multiplication ...implement Floating point multiplier ...floting point ...
5
Combining Secret Sharing and Garbled Circuits for Efficient Private IEEE 754 Floating-Point Computations
... fully IEEE 754 compliant floating-point protocol suite based on our hybrid ...exact IEEE 754 software implementations as a basis for our protocols, thereby achieving compliance ...
20
Implementation Of A High Speed Binary Floating Point Multiplier Using Dadda Algorithm In Fpga
... Floating point numbers are one possible way of representing real numbers in binary format; the IEEE 754 Standard presents two different floating point formats, Binary ...
7
Design and Analysis of Matrix Multiplication using IEEE 754 Floating Point Multiplier Partition Technique
... as floating point numbers. Based on IEEE-754 standard, floating point formats are classified into binary and decimal interchange ...formats. Floating point ...
8
FPGA Implementation of Single Precision Floating Point Multiplier Using High Speed Compressors
... Floating point multiplier is one of the vital concerns in every digital ...binary Floating point multiplier by using IEEE 754 ...
7
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754 Standard using VHDL
... term floating point is derived from the meaning that there is no fixed number of digits before and after the decimal point, that is, the decimal point can ...decimal point is set, ...
6
Implementation of Double Precision Floating Point Multiplier on FPGA
... The IEEE-754 standard[5] format has two different formats the binary format and the decimal ...Precision Floating Point Multiplier in IEEE-754 binary format is seen in the ...
5
Design and Simulation of Floating Point FFT Processor Based on Radix-4 Algorithm Using VHDL
... precision IEEE 754 standards. Floating point representations supporting the four basic arithmetic operations; addition, subtraction, multiplication, division and logical operation are ...
7
FPGA Implementation of Low-Area Floating Point Multiplier Using Vedic Mathematics
... Floating point numbers are one possible way of representing real numbers in binary format; the IEEE 754 [1] standard presents two different floating point formats, Binary ...
5
IEEE 754 compliant floating point fused add sub unit
... Floating point arithmetic is a key component in the development of many algorithms for DSP applications that require large dynamic range and high level of ...a floating point fused add sub ...
5
Design and Implementation of low power Floating Point Multiplier
... Floating point numbers are one possible way of representing real numbers in binary format; the IEEE 754 [1] standard presents two different floating point formats, Binary ...
9
FPGA based Implementation of High Speed Double Precision Floating Point Multiplier with Tiling Technique using Verilog
... multiplication. Floating Point Arithmetic is widely used in many areas, especially scientific computation and signal ...of floating-point representation over fixed-point and integer ...
9