low-power digital CMOS technology
Design of a wideband low-power continuous-time sigma-delta (ΣΔ) analog-to-digital converter (ADC) in 90nm CMOS technology
... Design of a Wideband Low-Power Continuous-Time Sigma-Delta ( S A ) Analog-to-Digital Converter (ADC) in 90nm CMOS Technology.. by.[r] ...
152
Analog Digital Partitioning for Low Power UWB Impulse Radios under CMOS Scaling
... with technology scaling does not decrease at the same rate as of the other digital ...all technology nodes, the clock fre- quency (which is PRF) has been kept fixed since the channel as well as the ...
8
Efficient Power Utilization in High Frequency CMOS Digital Circuits using MTCMOS Technology
... with low threshold transistors, which ensures fast operation as compared to single threshold flip-flop during active ...leakage. Low threshold transistors are power gated with sleep transistors in a ...
8
Performance analysis on various low power CMOS digital design techniques
... the power dissipation of very large scale integrated (VLSI) circuits is becoming a critical ...three low power CMOS digital design techniques have been compared in terms of their speed, ...
5
Variation of Power and Delay in Digital CMOS Circuit Design in DSM Technology
... (DSM) technology, more number of gates are to be integrated on a single chip, so as to result in small ...this power densities and total power are rapidly ...of low power circuits has ...
5
Performance Analysis of CMOS and GDI Comparators
... of power dissipation comes into ...area, power consumption and switching ...in Digital Signal Processing ...technique digital circuit ...and CMOS comparator is carried ...180nm ...
5
LOW POWER SAR USING CMOS TECHNOLOGY; VLSI IMPLEMENTATION
... The SAR-ADC (Figure 1) captures an analog voltage signal, converts that signal to a digital word. The analog signal is captured with either an external sample/hold device or the SAR-ADC’s internal sample/hold ...
8
A Low Power 90nm Technology based CMOS Digital Gates with Dual Threshold Transistor Stacking Technique
... This technique is based on the fact that natural stacking of MOS- FET helps in achieving leakage current. The leakage through two series OFF transistor is much lower than that of single transistor be- cause of stack ...
5
Ultra-Low Power Design of Digital CMOS Logic Circuits
... The CMOS logic operates in the subthreshold mode when the power supply voltage( vdd) is less than the transistor threshold voltage (Vt), this ensures that all the transistors are operating in subthreshold ...
5
A Low Power Design of Encoder for Flash ADC Using CMOS Technology
... and power consumption and delay in ...speed, low power, lower chip area, low aperture jitter ...these, low power dissipation is one of the main threats for the ...researchers. ...
5
A High Speed Low Power CMOS Comparator for Pipeline ADC in 180nm Technology
... and digital interface ...communications, digital subscriber line analog front ends, CCD imaging digitizers, Studio Cameras, ultra sound monitors and many other high speed ...the power efficiency ...
5
Performance Improvement of Low Power Double Tail Comparator in UDSM CMOS Technology
... low power consumption, high input impedance and full-swing output dynamic latched comparators are very ...full-scale digital level in a short ...in low supply voltages is a more challenging ...
6
A Low Power 1MHz Fully Programmable Frequency Divider in 45nm CMOS Technology
... When the control signal MOD is ‘1’, the output of NOR2 always remains at logic ‘0’ and forces the output of NAND2 to logic ‘1’ irrespective of data on Qb1. Since MC is always equal to logic ‘1’, the Design of prescaler ...
8
NEW METHODOLOGY FOR LOW POWER HIGH SPEED CLA.
... of digital systems. Low power design reduces cooling cost is and increases reliability especially for high density ...most digital systems, which may not be sacrificed to achieve low ...
7
Design and Implementation of 16-bit Ripple Carry Adder for Low Power in 45nm CMOS Technology
... Adiabatic logic reduces the energy dissipation by reducing the dissipation across resistances of conducting MOSFETs and recovering the part of energy given to the output back to the source, which extends the battery ...
5
Low Power Consumption in 11t SRAM Design by using CMOS Technology
... to digital televisions, servers and networking SRAM is being used almost ...paper CMOS technology is used for SRAM cells in different topology and a proposed 11T SRAM cell are analysed with the other ...
7
Design and implemented low power Conventional Wallace Multiplier in CMOS Technology
... Multiplier is one of the most important components of many digital signal processing, general purpose processing, image processing and other digital application. Multiplier performance can be measured by ...
8
Low Power Wide Frequency Range Current Starved CMOS VCO in 180nm, 130nm and 90nm CMOS Technology
... A CMOS Voltage controlled oscillator (VCO) is a critical building block in PLL which decides the power consumed by the PLL and area occupied by the ...contain low- noise amplifiers, power ...
5
ABSTRACT : Adiabatic array logic allows designing low power digital circuits with more power saving despite having
... designing low power digital circuits with more power saving despite having an equal number of transistors with the conventional CMOS logic style and 2PASCL In this paper, 4x1 MUX and ...
11
IMPLEMENTATION AND DESIGNING OF LOW POWER SR FLIP-FLOP USING 45NM CMOS TECHNOLOGY
... of Technology & Management University (ITMU), Gwalior in 2014-2018 and area of interest in LED Fabrication and Designing, Embedded Systems, Low Power VLSI Design, Modeling, and CMOS based ...
9