on-chip bus network
RAICON: ROUTING ARBITRATION FOR INTER/INTRA CHIP OPTICAL NETWORK
... inter-chip network, the number of data bus channels is based on the number of routers present in the top level ...data bus channel is composed of a on-chip silicon waveguide, a polymer ...
8
A STUDY ON NETWORK ON CHIP [NOC]
... A Network on Chip is one of the important block in many multi-core systems. Designing and implementation of NoC’s are very important as they describe system performance. Throughput and latency are the ...
13
An Enhanced Inter/Intra-Chip Optical Network for Chip Multiprocessors
... 3) Network Protocols: Inter-chip communications require both the intra-chip and inter-chip networks, and are managed collaboratively by the network ...different chip, it first ...
6
A High Performance System on Chip Bus Design and Verification
... existing bus-based interconnects often suffer from a large area occupied by a large number of bus ...system-on-chip network protocol ...microcontroller bus architecture advanced ...
6
Reliability-aware multi-segmented bus architecture for photonic networks-on-chip
... regenerating, or buffering, which is also a large improvement over electronic networks [1]. By using dense wave-division multiplexing (DWDM), single buses are able to transmit waves simultaneously at different ...
45
Design of Network on Chip with an Arbiter
... The RKT-NoC is highly reliable when compared with ordinary NoC due to the addition of error detection mechanism in the design and it avoids the dead lock and live lock problem. Routing algorithm based on XY logic allows ...
7
Design of On-chip Bus of Heterogeneous 3DIC Micro-processors.
... clock root of lower tier is moved from the I/O pad to the bonding bump forwarding the clock. This eliminates the imbalance contributed by additional forwarding latency. In the practical implementation, the RTL design ...
131
Overview of the technology Network-on-Chip
... on chip or network on a chip (NoC or NOC) is a communication subsystem on an integrated circuit (commonly called a “chip” ),typically between intellectual property (IP) cores in a system on a ...
5
On-Chip Permutation Mesh Network for MPSOCs Network-on-Chip
... interconnection network starts to play an important role in determining the performance and power of the entire chip ...conventional bus-based-systems that are not reliable architectures for SoC, due ...
5
A Study on Network-On-Chip architecture using Genetic Algorithm
... Thus NoC, a new design methodology results in increase in performance over conventional bus system. Conventional NoC architecture is limited by long latency and high power consumption, which can be solved by GA ...
12
Connecting Æthereal to the Montium
... A Communication and Configuration Unit (CCU) is developed to make it pos- sible to connect a Montium Tile Processor (TP) to an Æthereal Network-on- Chip (NoC). The CCU is the interface between the Montium ...
68
Reduction of Energy Consumption in Noc by Using Encoding Techniques
... The basic idea of the proposed approach is encoding the flits before they are injected into the network with the goal of minimizing the self-switching activity and the coupling switch ing activity in the links ...
6
Design of an AMBA AHB Reconfigurable Arbiter for On-chip Bus Architecture
... on-chip bus communication architecture determines the way these functional cores exchange and synchronize their data and has a great impact on the systems performance ...On-chip bus ...
8
Design and Implementation of an On chip Multistage Network Topology for System On Chip
... scheme supporting the runtime path arrangement occurs in the setup phase. Restriction of the routing function for deadlock- free data transfer in the virtual circuits with a priority approach may lead to throughput ...
6
ABSTRACT A multiresolution AHB on-chip bus tracer named SYS-HMRBT (AHB multiresolution bus tracer) for versatile
... The bus tracer costs only about 41 K gates, which is relatively small in a typical ...the bus tracer is capable of running at 500 MHz, which is sufficient for most SoC’s with a synthesis approach under ...
5
FLEXIBLE SHARING IN DHT BASED P2P NETWORKS USING METADATA OF RESOURCE
... on chip (SoC) must be tested in order to insure the correctness of ...test bus assignment of system on chip, which is based on cultural particle swarm ...test bus assignments are represented ...
8
A Novel Approach to Reconfigure Radial Distribution Networks for Voltage Profile Improvement
... In this paper, an approach for Network Reconfiguration for the improvement in voltage profile and reduction in system real power losses is explored. In radial distribution networks, the improvement in voltage ...
7
ON-CHIP PERMUTATION NETWORK IN MULTIPROCESSOR SYSTEM ON-CHIP FOR ADDRESSING PERMANENT ERRORS
... This paper presents an on-chip network design which supports traffic permutation in MPSoC applications. A reconfiguration system utilizes spare wires for erroneous wires without interfering data ...
7
008778 03 DOMAIN Series 3000 4000 Technical Reference Aug87 pdf
... Apollo Token Ring Network Controller-AT 1-8 AT-Compatible Bus 2-1 Bus Connectors 2-3 Bus Electrical Interface Circuitry 2-14 Bus Electrical Loading 2-15 Bus Electrical Termination 2-15 B[r] ...
209
Design and Implementation of High Performance AHB Arbiter for on chip Bus Architecture
... CPU bus requests (x-axis) against REQUEST_RATE (y-axis) values of 50, 40, 30, 20, 15, 10, 5 for three different cases (a request counter must be kept for each CPU that is incremented each time the CPU makes a ...
10