• No results found

continuous-time /spl Delta//spl Sigma/ ADC

Design of a wideband low-power continuous-time sigma-delta (ΣΔ) analog-to-digital converter (ADC) in 90nm CMOS technology

Design of a wideband low-power continuous-time sigma-delta (ΣΔ) analog-to-digital converter (ADC) in 90nm CMOS technology

... Design of a Wideband Low-Power Continuous-Time Sigma-Delta ( S A ) Analog-to-Digital Converter (ADC) in 90nm CMOS Technology.. by.[r] ...

152

On the synthesis and optimization of cascaded continuous-time Sigma-Delta modulators

On the synthesis and optimization of cascaded continuous-time Sigma-Delta modulators

... The application of this method overcomes the drawback of increased circuit complexity. Moreover, the resulting signal transfer function is equal to an ideal fourth order sinc-filter and therewith offers a superior ...

5

FPGA Implementation of Sigma-Delta ADC Using IC MCP3208

FPGA Implementation of Sigma-Delta ADC Using IC MCP3208

... Analog-to-digital converters play an important role in modern audio and communication design. Nyquist converters are used efficiently only for medium resolutions and require analog components that are precise and highly ...

8

Sigma-Delta Modulator Design and Analysis for Audio Application

Sigma-Delta Modulator Design and Analysis for Audio Application

... type ADC is highly tolerant to analog circuit imperfections, thus providing it a one of the best choice to realize embedded ADC interfaces in modern systems-on-chip (SoCs) [2] ...The Sigma ...

6

Jitter Analysis of Continuous -Time Sigma - Delta Wideband ADC for Software Defined Radio

Jitter Analysis of Continuous -Time Sigma - Delta Wideband ADC for Software Defined Radio

... In ADC, sampling performance is limited by a ...receiver. ContinuousTime (CT) DeltaSigma (ΔΣ) modulators are capable of suppressing this noise but the impact of clock jitter at the ...

6

Graphical User Interfacing of Test Stimulus Generation for Sigma Delta ADC Built in Self Test

Graphical User Interfacing of Test Stimulus Generation for Sigma Delta ADC Built in Self Test

... To test analog devices, it is necessary to have trustful and highly configurable analog stimulus and reference signals. In this section, we present a sigma-delta modulation based signal generator to ...

7

Techniques for Sigma Delta ADC Design using CMOS Technology for CODEC

Techniques for Sigma Delta ADC Design using CMOS Technology for CODEC

... The only difference between the active and passive RC integrators is its DC gain. However, the major drawback of using all passive integrators circuits at very low sampling frequencies, requires higher RC time ...

5

State scaling of continuous-time sigma-delta modulators

State scaling of continuous-time sigma-delta modulators

... Abstract. In this paper, the common method of scaling the feedback coefficients of continuous time sigma delta modu- lators in order to stabilize the system is enhanced. The pre- sented ...

5

Implementation of 8 bit Sigma Delta ADC using 45nm Technology

Implementation of 8 bit Sigma Delta ADC using 45nm Technology

... 2) Switched-Capacitor Integrator: Switched-capacitor integrator is used to design the modulator. A switched-capacitor integrator consists of two capacitors, (a sampling capacitor and a hold capacitor), an op-amp and ...

8

Design and Simulation of 1-Bit Sigma–Delta ADC Using Ngspice Tool

Design and Simulation of 1-Bit Sigma–Delta ADC Using Ngspice Tool

... The operational amplifier that the integrator uses must have the high gain to effectively carry out a smooth integration as well as a large enough bandwidth to support the high frequency sine waves it will be ...

5

Fast Lock-in Time Phase Locked Loop Frequency Synthesizer for Continuous-Time Sigma-Delta ADC

Fast Lock-in Time Phase Locked Loop Frequency Synthesizer for Continuous-Time Sigma-Delta ADC

... lock-in time. This PLL design is specifically intended for Continuous-Time Sigma-Delta ADC operating at 640MHz frequency which is an important component of ICs used in ...

5

Time-Mode Signal Quantization for Use in Sigma-Delta Modulators

Time-Mode Signal Quantization for Use in Sigma-Delta Modulators

... the time domain, can be a promising alternative well adapt with the technology ...in time-based noise- shaping ADCs, so-called as time-based sigma-delta ...and time-to-digital ...

9

Conversion of Object Oriented System into Software Product Line with Delta Modeling Abstract Behavioral Specification

Conversion of Object Oriented System into Software Product Line with Delta Modeling Abstract Behavioral Specification

... the delta which is DJSON that can be seen in Figure 5. Delta DJSON takes all the elements of a list of string one by one and craft it to be in JSON ...

6

Kinematic control of male Allen's hummingbird wing trill over a range of flight speeds

Kinematic control of male Allen's hummingbird wing trill over a range of flight speeds

... We then calibrated for the effects of the wind tunnel. When the tunnel is running, it potentially affects acoustic recordings in four ways: (1) background sound produced by the fan, motor and airflow varies with speed; ...

11

Reduced sphingosine kinase-1 and enhanced sphingosine 1-phosphate lyase expression demonstrate deregulated sphingosine 1-phosphate signaling in Alzheimer’s disease

Reduced sphingosine kinase-1 and enhanced sphingosine 1-phosphate lyase expression demonstrate deregulated sphingosine 1-phosphate signaling in Alzheimer’s disease

... Inversely, SPL which is the final enzyme in the sphingo- lipid degradative pathway controls the only exit point for sphingolipid ...levels, SPL is a gatekeeper of a critical node of lipid meta- bolic flow ...

10

The E6/E7 promoter of human papillomavirus type 16 is activated in the absence of E2 proteins by a sequence-aberrant Sp1 distal element.

The E6/E7 promoter of human papillomavirus type 16 is activated in the absence of E2 proteins by a sequence-aberrant Sp1 distal element.

... To test the function of the Spl distal element in vivo, we transfected OVEC vectors with wild-type and mutated HPV-16 Spl-binding sites and the SV40 enhancer in close position into SiHa,[r] ...

8

Enhancing Software Quality by an SPL Testing based Software Testing

Enhancing Software Quality by an SPL Testing based Software Testing

... Wesley K., Daniela de., Thelma E., Silvia R. [6] defined a Software Product Line (SPL) is a set of several software products that share a set of common features. These features meet specific needs of a particular ...

9

19771020 Memo314 Proposed SPL S Language Definition pdf

19771020 Memo314 Proposed SPL S Language Definition pdf

... 4.2 Instruction Input and Output trrors Instruction input errors can occur when the type of an operand is not the type expected, or wnen the value of an operanu is not witnin tne legal r[r] ...

40

Sustained expression of fis, the gene coding for the Fis nucleoid associated protein, during the stationary phase of growth in Salmonella enterica

Sustained expression of fis, the gene coding for the Fis nucleoid associated protein, during the stationary phase of growth in Salmonella enterica

... Moreover, the regulatory role of the Fis protein on fiis and several other genes, including SPl-1 genes hilA and orgA, as well as SPl-2 gene ssrA, during transcription specially during t[r] ...

221

Design and Implementation of a Low Power Second          Order Sigma-Delta ADC

Design and Implementation of a Low Power Second Order Sigma-Delta ADC

... Sigma Delta (∑-∆) modulators are the most suitable Analog-to-Digital Converter (ADC) topologies for digitizing with high-resolution analog signals characterized by a bandwidth much smaller than the ...

6

Show all 10000 documents...

Related subjects