high-level hardware design
High level synthesis for design space exploration
... VLSI, design space exploration considering various constraints complex using conventional RTL design ...of high level synthesis are useful in abstracting the design to a higher ...
6
Introducing Semi-programmable Hardware to a Real High-Level Synthesis Tool
... semi-programmable hardware is a design-level hardware architecture residing on the pass where C program with memory access is con- verted to ...can design the efficient memory controllers ...
6
Register transfer level design of transpose memory for the two-dimension inverse discrete cosine transform for high efficiency video coding
... For hardware implementation of HEVC video standard, there are multiple block structures and parallelism features [1]. Over the past, 2-D DCT and IDCT has been widely used in the field of block based video coding ...
19
A Novel Approach for Performance Estimation of SOAP-based Web Services
... user level, network level, hardware resource level and software design level) enables system designer, application developer and users of web services to estimate and improve ...
6
Design and Hardware Implementation of a Nine level Inverter with Less Switches Operating in Stand-Alone Mode
... like high switching frequency, high acoustic noise and for voltage levels greater than three level more number of dc sources are used due to that more power loss occurs ...
8
Design for testability II: from high level perspective
... overhead but maintaining a high fault coverage. BIST is a technique of designing additional hardware features into integrated circuits to allow them to perform self testing. Since the need for external ...
15
Application Specific Hardware Design Simulation for High Performance Embedded System
... our hardware platform and XPS also maintains the hardware platform description in a high-level form, known as the Microprocessor Hardware Specification (MHS) ...our design ...
12
Co-designed accelerator for homomorphic encryption applications
... SW/HW design based on a generic polynomial multiplier. This design is basically constructed from two parts: a dedicated hardware accelerator, and the software running on a general-purpose ...the ...
8
High-performance hardware architectures for multi-level lifting-based discrete wavelet transform
... posed a symmetric mask-based scheme to compute 2-D integer lifting DWT, where the separate mask is used for each sub-band. Mask-based algorithms do not require temporal buffers, but they are not suitable for area effi- ...
19
Macrocell Builder: IP-Block-Based Design Environment for High-Throughput VLSI Dedicated Digital Signal Processing Systems
... using high-level system design flows, such as Ptolemy [13], and POLIS ...system-level design flows targeted for DSP hardware systems ...system-level design flow for ...
11
The Design of Algorithms To Approximate The Hardware And Software Level
... Lately, significant work continues to be completed to derive approximate of 8-point DCT for lowering the computational complexity. The necessity of approximation is much more essential for greater-size DCT because the ...
7
The Design of Algorithms to Approximate Hardware and Software Level
... DCT for lowering the computational complexity. The necessity of approximation is much more essential for greater-size DCT because the computational complexity from the DCT develops nonlinearly. However, modern video ...
6
School Desegregation, Law and Order, and Litigating Social Justice in Alabama, 1954 1973
... 3) design and evaluation research, which examines normative questions dealing with the design of policies, programs, or models used for solving practical problems of a profession in question; and 4) action ...
135
A Narrative Improvement Techniques Used With The Expert Systems
... The framework has fundamental trademark like superior, justifiable, solid, and very responsive. It additionally has abilities as teaching and helping people in basic leadership, diagnosing, and substituting human chiefs ...
6
An Improved Public Unclonable Function Design for Xilinx FPGAs for Hardware Security Applications
... for hardware Intellectual Property (IP) core licensing and ...authentication. Hardware Trojan can be used to provide evaluation copy of IP cores for a limited ...based hardware trojan was integrated ...
58
Fuzzy Rule Based System and Metagraph for Risk Management in Electronic Banking Activities
... The algorithm presented here is composed of three models: Project Delay Probability Risk, Project Delay Impact, and Project Attractiveness. Therefore two models were created, one to model the interrelationships of the ...
5
SURVEY ON ENERGY-EFFICIENT CLOUD COMPUTING SYSTEMS
... system design has been shifted to power and energy ...energy-efficient design conducted to ...of high power/energy consumption, and present the taxonomy of energy-efficient design of computing ...
13
Title: Modified Geffe Generator Circuit for Stream Cipher
... Abstract— Encryption algorithms provide the securely transmitted data over insecure communication channels. In this paper a different stream cipher scheme is presented which is very simple in hardware ...
7
Linear-Phase FIR Digital Filter Design with Reduced Hardware Complexity using Discrete Differential Evolution
... The optimality of the basis set can be obtained by dynamically expanding the basis set based upon the need for discretizing the coefficients starting from the trivial basis set 0, ±1. In this method, the coefficients ...
120
Fault Tolerant Techniques for Reconfigurable Devices: a brief Survey
... Today FPGAs are widely used in product prototyping and development because of their ability of configuration and re- configuration. FPGAs have a regular structure of logic blocks and interconnect which facilitates for ...
6