high-level hardware synthesis
Energy-efficient hardware design based on high-level synthesis
... optimize manually written RTL to satisfy strict power requirements by applying numerous power optimization techniques to optimize both the leakage power as well as the dynamic power. This process involves taking into ...
109
Introducing Semi-programmable Hardware to a Real High-Level Synthesis Tool
... Semi-programmable Hardware to a Real High-Level Synthesis Tool Akira Yamawaki ∗ Seiichi Serikawa † Masahiko Iwane ‡ Abstract– The semi-programmable hardware is a design-level ...
6
Robust and reliable hardware accelerator design through high-level synthesis
... Hardened flip-flops are flip-flops designed to tolerate radiation induced soft errors [36, 37]. Modifications to the flip-flop circuit and layout can reduce the probability (by up to three orders of magnitude [37]) that ...
128
Face detection hardware accelerator using C-based high-level synthesis
... into hardware using C-based HLS design ...discuss hardware architecture of the Integral Image module in ...Existing hardware implementation of Viola-Jones [15–17] does not have an in- depth ...
28
Bridging the Gap between Software and Hardware Designers Using High-Level Synthesis
... Verification High-level synthesis provides an important support for the design of heterogeneous ar- ...and hardware tasks, and the accelerators are provided by different ...allow ...
10
Hardware Acceleration of HDR-Image Tone Mapping on an FPGA-CPU Platform Through High-Level Synthesis
... FPGA, high-level syn- thesis, hardware-software co-design, image tone ...the high- performance and cloud-computing scale, specialized hardware accelerators such as Field Programmable ...
5
High-Level Synthesis for FPGA Designs
... Scheduling and binding processes create hardware design from control flow graph considering the constraints and directives. Scheduling process maps the operations into cycles[r] ...
24
Separation logic for high-level synthesis
... Previous hardware implementations of Lloyd’s algorithm are proposed in [52, 53, 54, 55, ...for hardware resource consumption by replacing the Euclidean distance norm with multiplier-less Manhattan and Max ...
182
Generation of Application Specific Hardware Extensions for Hybrid Architectures: The Development of PIRANHA - A GCC Plugin for High-Level-Synthesis
... Similar to other FPGA types, the essential element of this architecture is the CLB. The Xilinx CLB architecture is organized in slices that provide resources to emulate nearly all basic logic functions. The core pieces ...
285
High Performance Computing via High Level Synthesis
... for hardware synthesis through a tool called HDL ...Efficient hardware implementation starting from an abstract model generally requires effective design space exploration (DSE) from a single ...
126
An Execution Model and High-Level-Synthesis System for Generating SIMT Multi-Threaded Hardware from C Source Code
... the hardware accelerators and provides the context switching ...abstraction level of the HT C code is significantly higher than low-level HDL programming, with the actual multi-threading hard- ware ...
215
High level synthesis for design space exploration
... specifications. High level synthesis techniques, which model a hardware implementable form from the obtained algorithmic model of the system [2], are used to abstract the best possible design ...
6
Chapter 4 Fundamentals of High Level Synthesis
... of High Level Synthesis Introduction One of the common misconceptions held by people is that synthesizing hardware from C++ provides users the freedom of expressing their algorithms using any ...
50
High Level Synthesis of Neural Network Chips
... of hardware allocated, different scheduling possibilities ...of hardware would be necessary to match timing ...common hardware resources; similarly, the decision about the number of functional units ...
249
High-Level Synthesis Tools for Xilinx FPGAs
... The shift to using FPGAs as processing engines is a relatively new phenomenon. When FPGAs first became commercially available, they lacked sufficient capacity to be used as processing engines. Instead, they were used for ...
10
Generation of Efficient High-Level Hardware Code from Dataflow Programs
... Abstract—High-level synthesis (HLS) aims at reducing the time-to-market by providing an automated design process that interprets and compiles high-level abstraction programs into ...
7
Coordinated Static and Dynamic Scheduling for High-Quality High-Level Synthesis
... Modern SAT solvers perform systematic search based on variations of the Davis- Putnam-Logemann-Loveland (DPLL) algorithm [DLL62] of decide, propagate, and back- track. These solvers recursively decide the value (true or ...
142
JIT trace based verification for high level synthesis
... a hardware- oriented intermediate representation (IR) for hardware-specific optimization passes; VAST keeps track of correspondence be- tween LLVM-IR instructions and VAST-IR operations, which is important ...
5
Structural optimization of numerical programs for high-level synthesis
... compute by executing software designs such as CPUs and GPUs, those that implement custom hardware architectures, such as FPGAs, to those with custom integrated circuits to carry out computations, i.e. ...
214
A Graph-based Framework for High-level Test Synthesis*
... of High-level synthesis has several advantages including reduced test hardware overhead and design ...the synthesis, testability considerations impact on register ...
6