high-speed VLSI applications
VLSI design of high-speed adders for digital signal processing applications.
... A simple solution to the throughput rate problem is to allow sim ul taneous execution of many tasks by multiple arithmetic units. Parallel pr ocessing with straight har dware duplication, however, may not be economical ...
180
FUZZY BASED DETECTION AND SWARM BASED AUTHENTICATED ROUTING IN MANET
... non-separable VLSI architecture by combining row and column processor as proposed by Mashiro et al [7] can be used for high speed VLSI implementation of lifting 2-D DWT with reduced number of ...
10
VLSI Design of a High Speed Accelerator Using Carry Save Arithmetic
... DSP applications, and further opportunities to exploit it can be exposed through systematic data flow transformations that can be applied by a hardware ...of applications than DSP blocks and improves ...
6
High Speed and Low Power VLSI Architecture for Inexact Speculative Adder
... error-tolerant applications because it can trade off accuracy for ...these applications. In this project, proposing with a high speed accuracy-configurable adder ...optimizing speed ...
6
Low Area and High Speed Convolutive Blind Source Separation Using VLSI
... its equipment engineering configuration is not enhanced in examination with application all out coordinated circuit (ASIC) created in chips. A charyya et al. [3] composed an ASIC chip with 0.13-μm standard cell CMOS ...
9
An Efficient VLSI-EDDR Architecture for Motion Estimation in Testing Applications
... computation speed depends on a large PE array, especially in high-resolution devices with a large search range such as High Definition TV (HDTV) ...
5
DESIGN OF QUATERNARY ADDER FOR HIGH SPEED APPLICATIONS
... Existing VLSI technology has put some limitations on the selection of number of logic states, therefore researchers seems the use of Quaternary logic systems to be best in this ...
12
LOW-POWER HIGH-SPEED CIRCUIT DESIGN FOR VLSI MEMORY SYSTEMS
... For the most part, a system has two sorts of power utilization. One is dispersed inside a chip by rationale circuits, timing circuits, and on-chip memories. The other is scattered by I/O circuits when at least two chips ...
11
A VLSI implementation of RSD based high speed ECC processor using arithmetic operations
... [5] Mohsen Machhout, Zied Guitouni1, Kholdoun Torki , Lazhar Khriji and Rached Tourki “coupled FPGA/ASIC implementation of elliptic curve crypto-processor”, International Journal of Network Security & Its ...
7
MULTIRATE DSP AND ITS TECHNIQUE FOR LOW POWER HIGH SPEED VLSI OF INTERPOLATOR UNIT
... signal. Applications include conversion of variable rate input data to fixed rate output data in a modulator and the inverse task of converting fixed rate input data to variable rate output data in a ...low-power ...
9
Implementation of Reversible Vedic Multipliers for High Speed applications
... the VLSI technology, there is an ever increasing quench for portable and embedded Digital Signal Processing (DSP) ...being speed. There is always a tradeoff between the power dissipated and speed of ...
7
A Comparator Circuit Design Using Cyclic Combinational Gate Diffusion Input (CCGDI) - For Low Power, Low Area and High Speed Applications in VLSI Design
... Integrated circuit technology is anticipated to scale down through a few more technology nodes, enabling several billion transistors on a single chip. Designs need to trade off among performance and power. The power ...
10
Implementation on STM-16 Frame Termination VLSI with High-Speed and Low-Power GDI Techniques
... The simplest and most extensively used low power technique is power gating .Cutting off the power supplies for stand by blocks reduces the wasted power dissipation caused by sub threshold leakage currents. The same ...
7
HIGH SPEED AND LOWER HARDWARE COMPLEXITY VLSI ARCHITECTURE FOR LIFTING BASED DISCRETE WAVELET TRANSFORM
... In this , we have proposed a architecture for the 1- and 2-D DWTs.Compared to the previous architectures the folded architecture method has reduced the hardware complexity , no of registers and critical path delay.The ...
7
Design and VLSI Implementation of VCO for High Speed RF Applications
... A replica bias scheme is implemented to maintain a constant Vswing. Although the design of a replica bias is more complicated than a constant bias scheme, the use of a replica bias allows the VCO to be less susceptible ...
5
Design and VLSI Implementation of DDR SDRAM Controller for High Speed Applications
... The similarities between SDR and DDR SDRAM provide the DRAM manufacturer cost advantages and assure high production yields. These similarities also help the designer to better understand DDR and allow the most ...
8
High-Speed Parallel Vlsi Architecture For Golay Decoder Algorithm
... Efficient hardware architecture for both binary Golay encoder and extended binary Golay encoder have been designed and implemented after verifying the proposed algorithm. The results obtained from simulation state that ...
6
A high speed tri-vision system for automotive applications
... higher speed, global shuttering, and excellent infra-red sensitivity are just a few of the characteristics that set most automotive vision applications ...
21
High speed drives review: machines, converters and applications
... of high speed machines have made them more ...Electric high speed drives with magnetic bearings allow the elimination of the gearbox and of the entire lubrication oil system, which leads to ...
6
VLSI Implementation of a Fixed Complexity Soft Output MIMO Detector for High Speed Wireless
... In both LTE and WiMAX, spatial multiplexing (SM) and transmit diversity have been adopted as the two major MIMO schemes. SM is a MIMO technique aimed at maximizing the data throughput by exploiting the degrees of freedom ...
13