high-throughput VLSI architecture
High throughput VLSI architecture for Blackman windowing in real time spectral analysis
... a high throughput VLSI architecture for Blackman ...proposed architecture is designed using major blocks like CORDIC(CO-ordinate Rotation DIgital Computer) and Han-Carlson ...This ...
6
A High-Throughput VLSI Architecture for SC-FDMA MIMO Detectors
... Abstract — Large-scale multiple-input multiple output is termed to be one of the key technology in future generation multiple cellular systems supporting the 3GPP LTE. LTE includes MIMO technology with orthogonal ...
6
Novel VLSI Algorithm and Architecture with Good Quantization Properties for a High-Throughput Area Efficient Systolic Array Implementation of DCT
... and architecture is a very robust solution for a fixed point imple- mentation of ...our architecture represented by the above- mentioned ...our architecture and to its power ...
14
A High-Secure Vlsi Architecture For Advanced Encryption Standard (Aes) Algorithm
... (NIST) as a successor to data encryption standard (DES) algorithms. In recent literature, a number of architectures for the VLSI implementation of AES Rijndael algorithm are reported. It can be observed that some ...
5
Low Cost And High Performance Of Vlsi Architecture For Reconfigurable Montgomery Modular Multiplication
... and high-performance Montgomery modular multiplier can be implemented ...CCSA architecture while maintaining the short critical path delay is ...and high throughput can be ...
13
Design Of Encoder And Decoder Using Hybrid Lut/Multiplexer
... novel architecture of encoder and decoder using high security technique for the VLSI implementation for encoder and decoder using Hybrid ...the throughput and shift row mix column technique ...
5
A Novel Architecture of A.E.D.S Algorithm for Secure Communication
... novel architecture of A.E.D.S algorithm using high security technique for the VLSI implementation for AES ...For high security we are proposing shift row mix column ...the throughput ...
6
An Efficient VLSI Architecture for 3D DWT using Lifting Scheme
... the architecture for 1-D DWT, which is designed to receive an input and generate an output with the low- and high-frequency components of original data being available ...DWT architecture, an ...
6
AN EFFICIENT HIGH SPEED VLSI ARCHITECTURE BASED 16-POINT ADAPTIVE SPLIT RADIX-2 FFT ARCHITECTURE
... Multiple input, multiple output-orthogonal frequency division multiplexing (MIMO-OFDM) is the dominant air interface for 4G and 5G broadband wireless communications. The combination of MIMO and OFDM is most practical at ...
7
An efficient interpolation filter VLSI architecture for HEVC standard
... efficient architecture for HEVC MC interpola- tions [11–18]. Huang proposed a high-throughput interpolation filter architecture with a prediction unit (PU)-adaptive filtering flow and a ...
12
High Throughput CORDIC Architecture Based 3D DCT/IDCT Processor
... the high throughput output in terms of frequency ...the high complex computation in ...power VLSI can be proposed work using discrete cosine transform and ...
7
An Efficient A.E.S Technique for High Security Applications
... novel architecture of A.E.S algorithm using high security technique for the VLSI implementation for AES ...the throughput and shift row mix column technique gives high ...
5
A Novel Architecture of A.E.D.S Algorithm for Secure Communication
... novel architecture of A.E.D.S algorithm using high security technique for the VLSI implementation for AES ...For high security we are proposing shift row mix column ...the throughput ...
5
High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation
... efficient VLSI design which is composed of a reconfigurable filter, an optimized pipeline engine organization, and a filter reuse scheme for HEVC interpolation was proposed in ...the architecture proposed ...
5
An Improved High Secure Communication Using Aes With S.R And M.C
... a high throughput, high performance and area efficient architecture of VLSI for Rijndeal algorithm is proposed which is suitable for low cost silicon ...For high ...
5
FUZZY BASED DETECTION AND SWARM BASED AUTHENTICATED ROUTING IN MANET
... the VLSI architecture for the two dimensional ...Non–separable architecture contains floating point multipliers and adders based on IEEE 754 single precision ...The architecture is coded in ...
10
High-Throughput Hardware Architecture for the SWIFFT / SWIFFTX Hash Functions
... In terms of the execution rate, the implementation of the FFT yields a throughput of 1 cycle / sample with a latency of log 2 (n) cycles. SWIFFT con- sists of m executions of the FFT and the accumulation of the ...
17
Low complexity high throughput decoding architecture for convolutional codes
... low-complexity high-throughput decoding architecture based on parallel Fano algorithm decoding with scheduling is ...proposed architecture to establish the rela- tionship between input data ...
14
A High Throughput List Decoder Architecture ForPolar Code Decoders
... under theSC algorithm, for short or moderate polar codes, the error performance of the SC algorithm is worse than turbo or low-density parity-check codes. Lots of efforts have already been devoted to the improvement of ...
7
A high throughput architecture for a low complexity soft-output demapping algorithm
... the architecture, the rounding of the input received sym- bol towards the NCP is carried out in “Rounding to the nearest CP” block according to the procedure explained in ...
8