IEEE-754 standard
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754 Standard using VHDL
... precision IEEE Floating point adder”, In this paper presents a novel technique to implement a double precision IEEE floating-point adder that can complete the operation within two clock ...
6
IEEE 754, VDM
... Formal methods are a particular kind of mathematically- based techniques for the specification, development and verification of software and hardware systems. The use of formal methods for software and hardware design is ...
6
Implementation Of A High Speed Binary Floating Point Multiplier Using Dadda Algorithm In Fpga
... Floating point numbers are one possible way of representing real numbers in binary format; the IEEE 754 Standard presents two different floating point formats, Binary interchange format and Decimal ...
7
Survey of Matrix Multiplication using IEEE 754 Floating Point for Digital Image Compression
... on IEEE-754 standard, floating point formats are classified into binary and decimal interchange ...the IEEE-754 double precision binary format ...
8
Design and Analysis of Matrix Multiplication using IEEE 754 Floating Point Multiplier Partition Technique
... on IEEE-754 standard, floating point formats are classified into binary and decimal interchange ...the IEEE- 754 double precision binary format ...
8
High Speed IEEE 754 Floating Point Multiplier using Different Types of Adder
... [2], IEEE point number-crunching has an immense application in DSP, advanced PCs, robots because of its capacity to speak to little numbers and huge numbers and in addition marked numbers and unsigned ...for ...
6
Design of High Speed Single Precision Floating Point Multiplier Using Vedic Mathematics
... Multipliers are key components of many high performance systems such as microprocessors, DSP processors, various FIR filters, etc. A performance of a system is generally determined by the performance of the multiplier ...
8
Pipelined Floating Point Multiplier Based On Vedic Multiplication Technique
... the IEEE-754 standard based floating point numbers. The IEEE-754 standard provides representation of Binary Floating point numbers in Single and Double ...
8
An Efficient Implementation of Double Precision Floating Point Multiplier Using Booth Algorithm
... The IEEE 754 standard presents two different floating point formats, Binary interchange format and Decimal interchange ...the IEEE 754 binary interchange ...
6
Design and Simulation of Floating Point FFT Processor Based on Radix-4 Algorithm Using VHDL
... precision IEEE 754 ...The IEEE standard for floating point arithmetic (IEEE-754) is a technical standard for floating point computation established in 1985 by the ...
7
Trans-Floating-Point Arithmetic Removes Nine Quadrillion Redundancies From 64-bit IEEE 754 Floating-Point Arithmetic
... the standard would not be aware of the claim that the floating-point, relational operators are mutually distinct and would not be aware of the contrary evidence that only 22 relations are defined, where ...
6
Design and Implementation of Floating Point Complex number Multiplier Using Modified Vedic Algorithm
... the IEEE 754 standard format(single and double ...in IEEE 754 format which can be divided in four different units :-(1)Mantissa Calculation Unit (2)Exponent Calculation Unit (3)Sign ...
5
IEEE 754 compliant floating point fused add sub unit
... Floating point arithmetic is a key component in the development of many algorithms for DSP applications that require large dynamic range and high level of accuracy. This paper proposes a floating point fused add sub unit ...
5
Analysis of IEEE 802.11a standard performance in mobile environment
... The application space for vehicle-to-vehicle and vehicle- to-roadside communication is vast. Uses range from toll collection, through intersection collision avoidance, to Obtaining up-to-date traffic information. As a ...
5
FPGA Implementation of Low-Area Floating Point Multiplier Using Vedic Mathematics
... Abstract—In this paper we describe an efficient implementation of an IEEE 754 single precision floating point multiplier using vedic mathematics .The purpose of using vedic mathematics is due to increase in ...
5
VLSI Implementation of Neural Network
... Simulation results with 45 nm & 90 nm tech file on Synopsis Design Vision Tool, Aldec’s Active HDL tool, Altera’s Quartus tool & MATLAB showed that the bit serial architecture (TYPE III) based multiplier ...
10
Virtex 4 Field Programmable Gate Array Based 32 bit FPM
... Many people consider floating-point arithmetic an esoteric subject. This is rather surprising because floating- point is ubiquitous in computer systems. Almost every language has a floating-point data type. Floating ...
5
FPGA based Implementation of High Speed Double Precision Floating Point Multiplier with Tiling Technique using Verilog
... Floating point arithmetic is widely used in many areas, especially scientific computation and signal processing. For many signal processing, and graphics applications, it is acceptable to trade off some accuracy (in the ...
9
FPGA based High Speed Double Precision Floating Point Divider
... 4 CONCLUSIONS The high speed double precision floating point divider supports the IEEE 754 binary interchange format, targeted on a Xilinx Virtex-6 xc6vlx75t-3ff484 FPGA.. This design oc[r] ...
6
Implementation of 32 bit Floating Point Multiplier and Adder for FFT Processor Using VHDL
... In this paper, The 32 bit Single precision Floating Point Multiplier and Adder is synthesized and simulated using VHDL tools. The VHDL code has been successfully synthesized and simulated using Xilinx ISE 9.2i tools. The ...
6