on-chip bus architecture
Design of an AMBA AHB Reconfigurable Arbiter for On-chip Bus Architecture
... System-on Chip (SOC) design is having many different IP cores, which are linked together with complex on-chip bus communication ...on-chip bus communication architecture is a ...
8
Design and Implementation of High Performance AHB Arbiter for on chip Bus Architecture
... On Chip) while dealing with number of master trying to sense a single data bus ...AMBA bus protocol ...‘,’several bus masters ‘, ‘burst transfer ’.The bus arbiter ensures that only one ...
10
Use of Black-Bus Architecture in Router Optimization
... Abstract— Network-on-a-Chip (NoC) has become popular as a high-performance interconnect, especially in comparison with the traditional buses, which cannot transfer more than one data-stream simultaneously, are ...
5
A High Performance System on Chip Bus Design and Verification
... Master-Slave architecture with a single ...serial bus, contrasting with three-two-, and one- wire serial ...SPI bus can operate with a single master device and with one or more slave ...the ...
6
NOC AND BUS ARCHITECTURE: A COMPARISON
... AMBA bus [1] and IBM’s Core Connect [2] are commonly used communication mechanisms in ...the bus is often the performance bottleneck in a large ...shared bus architecture are simple topology, ...
5
On-Chip Bus Designing with the Interface of Open Core Protocol
... Parallel Architecture Core (PAC) DSP processor, a RAM, a ROM and some peripheral ...on-chip bus is a multi-layer bus consisting of two AHB- lite busses modeled with a commercial bus ...
5
ABSTRACT A multiresolution AHB on-chip bus tracer named SYS-HMRBT (AHB multiresolution bus tracer) for versatile
... The bus tracer costs only about 41 K gates, which is relatively small in a typical ...ping-pong architecture by sharing most of the data path instead of duplicating all the hardware ...the bus tracer ...
5
Network-on-Chip Architecture Based on Cluster Method
... With more and more transistors embedded on a chip, the SoC of bus structure is poor at scalability, flexibility, reusability, and programmability. As a rzesult the Network-on-Chip (NoC) [10] has been ...
5
RAICON: ROUTING ARBITRATION FOR INTER/INTRA CHIP OPTICAL NETWORK
... data bus channels is based on the number of routers present in the top level ...data bus channel is composed of a on-chip silicon waveguide, a polymer waveguide embedded on PCB board, and optical ...
8
An Efficient System On-Chip Bus with OCP Interface
... the bus where the data will be properly directed to the master requesting the ...proposed bus architecture, we employ two types of finite state machines, namely FSM-M and FSM-S to control the flow of ...
6
A Distributed Network Switch Bus Architecture for Small Satellites.
... data bus is the physical infrastructure used for communication between the ...a chip and needs more drivers to drive the bus, which increases the power ...on chip communication within the ...
72
Design andStudy of On-chip Bus with Open Core Protocol Interface
... on-chipthe bus has become a dominant aspect of the performance ofa ...on-chip bus design may be divided into parts, particularly the interface and the internal architecture ofthe ...internal ...
5
A Review of System-On-Chip Bus Protocols
... This architecture permits integrating custom SOC designs using cores designed according to the given specifications and lays the foundation of IBM Blue LogicCore Library or other non-IBM ...local bus (PLB) ...
11
Survey on Arbitration Techniques Used in On Chip Router Architecture
... However buses suffer from poor scalability because as the number of processing elements increases, performance degrades dramatically. Hence they are not considered where processing elements are more[4]. Fixed scalability ...
6
On chip communication architecture power estimation in high frequency high power model
... the chip into logic elements. Bus wire and bus interface element calculate the power in any part of the chip and recommend a number of power decreasing schemes ...
6
A Study on Network-On-Chip architecture using Genetic Algorithm
... conventional bus system. Conventional NoC architecture is limited by long latency and high power consumption, which can be solved by GA optimization ...router architecture is used where localization ...
12
Reliability-aware multi-segmented bus architecture for photonic networks-on-chip
... photonic links. 3-D integration, for example, involves stacking multiple layers of circuitry. This results in more interconnections, as each core has another axis along which to link. The stacked cores allow for shorter ...
45
Network on Chip Architecture and Routing Techniques: A survey
... High level of integration in systems with different types of applications is done, where each having its own traffic characteristics. Since the early days of VLSI, using buses is becoming less desirable, especially with ...
5
A FPGA Stereo Matching Algorithm Modeled By DSP Builder
... System-on-Programmable- Chip (SoPC) architecture to implement a stereo matching algorithm based on the sum of absolute differences (SAD) in a FPGA chip which can provide 1396×1110 disparity maps at ...
6
Design and Evaluation of Cubic Torus Network on Chip Architecture
... core architecture and executing there application ...on chip base ...the chip, that is how the various intellectual properties are place on chip to form a topology and ii) the routing ...
5