parallel-processing VLSI architecture
Parallel multiplier accumulator based on radix 2 modified Booth algorithm by using a VLSI architecture Baile Shruthi & K Venkateswarlu
... signal processing, video/image processing, or large-capacity data processing are increasingly being ...signal processing such as filtering, convolution, and inner ...
8
High-Speed Parallel Vlsi Architecture For Golay Decoder Algorithm
... high-speed VLSI architectures must be ...The parallel Golay decoder can be, of course, used generally to protect the data transmission or storage against channel errors for high speed data ...with ...
6
A VLSI architecture for neural network chips
... workstations; parallel processor arrays, formed by a large number o f simpler processing units; and specialised VLSI (very large scale integration) neuro-chips, dedicated to a specific neural network ...
214
VLSI design of high-speed adders for digital signal processing applications.
... This chapter will discuss the design methodology of combinational logic circuits for use in binary arithmetic units. One of the most important components in any digital a ri thm et ic architecture is the binary ...
180
Real-time stereo matching architecture based on 2D MRF model: a memory-efficient systolic array
... for processing one frame image, the 160 PEs need ...clocks processing 15 frames in 1 ...and parallel structure since it does not need to access the huge memory size ...full parallel structure, ...
12
Design and Implementation of VLSI DHT highly Modular and Parallel Architecture for Image Compression
... Digital signal processing (DSP) includes processing of data invarious domains based on their applications.DSP has vastapplications in various fields such as space, medical,commercial, industrial and ...
5
Algorithm and Architecture for Bit Level Implementation of the IDCT and IDST
... bit-level architecture for prime-factor DHT which is computed via four temporary ...concurrent architecture using distributed arithmetic and memory oriented ...this architecture increases rapidly ...
5
An Area Efficient Parallel Distributed Arithmetic Based VLSI Architecture for Design of 2D DCT P Kishore Kumar & K Govindarao
... by processing it in a completely bit-parallel ...completely parallel approach each section of information bit has relating LUT and the outcomes will join ...in parallel to the each ...
6
A message-driven VLSI architecture for parallel object-oriented systems
... Im plem entation of a VLSI prototype that takes advantage of parallelism related to objects. The encapsulated nature of objects provides for a reduced address space, allowing caching of whole objects. This allows ...
190
Multiplier Based and Canonical Signed Digit Based VLSI Architecture for Discrete Wavelet Transformation
... proposed architecture of a wavelet packet transforms using parallel ...This architecture increases the speed of the wavelet packet ...word-serial architecture able to compute a complete ...
5
VLSI Architecture for Montgomery Modular Multiplication
... simple VLSI architecture for Montgomery multiplication algorithm such that the less architecture and high-performance Montgomery modular multiplier can be analyzed by comparative study of different ...
6
A VLSI Array Architecture for Hough Transform
... x cos θ + y sin θ = r (17) where θ is the angle made by the radius vector with the positive x-axis as shown in Figure 5. Equation (17) is exactly similar to equation (5) and thus the same architecture for ...
31
A Novel Approach to Implement a High Speed and Low Memory Separable 2D DWT Architecture
... In order to obtain the output sample corresponding to a given sub-window, the bits of the partial products must be accumulated vertically downward and from right to left by taking the propagation of the carry bits into ...
7
An Implementation of CLA Adder and SAD Algorithm in Foldedtree Architecture
... appropriate processing element or method, the energy consumption can be ...tree architecture for on-the-node data processing, using parallel prefix operations and also implementing CLA adder ...
7
Airborne radar clutter simulation using GPU (CUDA)
... 2.1 Clutter: Clutter is an unwanted echo that interferes with the observation of signal on radar screen. Clutter refers to radio frequency (RF) echoes returned from targets which are uninteresting to the radar operators ...
6
VDigital signal processing Using filter truncated multipliers By VLSI design
... Digital signal processing technology and its advancements have dramatically impacted our modern society everywhere. Without DSP, we would not have digital audio and verbalization, Digital telephone, Automobile ...
9
A VLSI Architecture for Concurrent Data Structures
... In contrast to sequential computers and shared-memory concurrent computers which operate by sending messages between processors and memories, a message-passing con~ current computer oper[r] ...
226
Low Power Parallel VLSI Architecture for Mbist
... BIST parallel architecture has been presented that allows the same basic architecture to be optimized for test time (by implementing a parallel BIST)configurable is better than the sequential ...
11
Big Data Analytics Processing with Cloud Computing
... plex data analysis tasks on large clusters. They present a new data processing strategy which runs filtering-join- aggregation tasks with two consecutive MR jobs. It adopts one-to-many shuffling scheme to avoid ...
6
GSZRP: Graphics-hardware based Optimized Secure Zone Routing protocol
... for parallel applications. Especially embarrassingly parallel application best utilizes these computational ...fully parallel and many a time only a small fraction is parallelizable ...
8