delay-power performance analysis
Delay Performance in Wireless Sensor Network: A Cross Layer Analysis
... cross-layer analysis of error control ...transmit power control or hop length extension through channel-aware cross-layer geographical routing protocols in ...their analysis reveal that for hybrid ...
10
LOW POWER DESIGN OF DOUBLE TAIL COMPARATOR USING SLEEPY STACK TECHNIQUE
... leakage power dissipation arises which dominates the dissipation of dynamic ...the performance of circuit in terms of the power, speed ...and analysis of double tail comparator with sleepy ...
9
Performance analysis of power management in WLAN and UMTS
... the power management of the IEEE ...extra delay into the ...system performance. Therefore, we choose FRT as another performance metric for our ...
126
Design and Analysis of D Flip Flop Using Different Technologies
... low power digital ...high performance computing, wireless communication, consumer electronics has been rising at a very fast ...high performance and low area implementation of basic memory component ...
8
Analysis of Delay in Feedback Power Control for CDMA Systems
... the power control algorithms proposed in the literature are studied without taking the loop delay into account ...loop delay can cause increased oscillations of the SIR around the setpoint, and even ...
6
Stochastic Delay Analysis of Multi-services in Power Communication Networks
... In power communication networks, various kinds of services require differentiated quality of service (QoS) guarantees, and scheduling mechanism is an efficient means to meet such ...into power communication ...
10
Design and Simulation of Novel Full Adder Cells using Modified GDI Cell
... and performance and reduces power dissipation at lower supply ...less power, less delay and to get optimized area of digital circuits, while maintaining low complexity of logic ...Graphics. ...
7
IDENTIFYING THE CHALLENGES AND BARRIERS HEARING IMPAIRED LEARNERS FACE WITH USING ICT EDUCATION COURSES
... optical power, unlike, the third and higher order reflections are ignored due to their small ...simulation analysis and before concluding the reliability of the developed mobile monitoring ...received ...
7
An Implementation of Full Adder Circuit using Modified Gate Diffusion Input Technique
... low power and high speed digital circuits with small silicon ...and analysis of low power and high performance adders are of great interest and any modification made to the full adder circuit ...
5
OPTIMIZED POWER, DELAY AND LOGIC PERFORMANCE IN POWER GATED CASCADED INVERTERS DESIGN
... and analysis, notably when multiple power domains or an external switchable voltage regulator is used ...the power-gated circuit which reduces the performance of the circuit ...
10
Performance Analysis of Various Scheduling Algorithms using FPGA Platforms
... comparative analysis by synthesizing and implementing various scheduling algorithms for sorting the crossbar in input queued ...The analysis concludes that the scheduling algorithm based on CLA based ...
10
Structured Approach for Designing 4:2 Compressor
... Power reduction is one of the major challenges facing todays VLSI designers. With every new generation, the circuit complexity and processing speed increases. The frequency is reaching a top limit and is settling ...
5
MAC Layer Design for Network-Enabled Visible Light Communication Systems Compliant with IEEE 802.15.7
... layer performance of IEEE ...throughput, delay, power consumption, and its probability profile (collision, transmission, access and packet discard) ...
12
PERFORMANCE ANALYSIS OF AODV ROUTING PROTOCOL IN MANETS
... the analysis of simulation of AODV routing protocol is done using different performance ...some delay and packet loss. The performance of AODV can be further enhanced using fuzzy logic by ...
6
NEW MODIFIED ELMORE DELAY MODEL FOR RESISTANCE CAPACITANCE CONDUCTANCE (RCG) INTERCONNECT NETWORK SCHEME
... close-form delay estimate, based on first and second order moments that handle arbitrary voltages and conductance effects for a lumped and distributed ...tractable delay formula by incorporating conductance ...
11
LOW-POWER 1-BIT FULL-ADDER CELL USING ENHANCED PASS TRANSISTOR LOGIC AND POWER GATING
... as power gated modes have to be safely entered and ...leakage power saving in low power modes and the energy dissipation to enter and exit the low power ...hardware. Power gating uses ...
8
Relative Study of Power and Delay in 8X8 Precision Multipliers
... the power and delay analysis of the different types of precision multipliers where standard Braun’s multiplier has the highest dissipation but lowest delay whereas 2-D bypassing multipliers ...
5
Optimization Of A Four Bit Digital Multiplier Design Using Mosfet And Finfet Technology
... low power ultra-high speed multiplier is proposed by utilizing voltage scaling system for FinFET dual mode ...32nm, performance is compared on the basis of Average power Consumption and ...Average ...
5
A Novel Architecture for Inverter Based Double-Tail Comparator
... low power consumption based ...low power, low voltage is designed. There is a beter performance for proposed Double-tail comparator in terms of delay and power consumption, when it is ...
5
Designing of Sram Using Lector Technique to Reduce Leakage Power
... of power dissipation. The first is due to signal transition. The power dissipation due to transitions varies as the square of supply ...of power dissipation comes from short circuit currents, which ...
5