dynamic power reduction techniques
Dynamic Power Reduction In NOC By Encoding Techniques
9
Power reduction techniques for memory elements
97
Dynamic Power Reduction Using Clock Gating: A Review
5
Reduction in Dynamic Power of Digital Circuits by Guarded Evaluation
9
Effect of leakage power reduction techniques on combinational circuits
5
LEAKAGE POWER REDUCTION TECHNIQUES FOR LOW POWER VLSI DESIGN: A REVIEW PAPER
8
8T SRAM Cell Design for Dynamic and Leakage Power Reduction
6
Low Power 10T SRAM Design for Dynamic Power Reduction
5
Peak-to-Average Power Ratio Reduction Techniques in OFDM System
6
Power Reduction Techniques in Cloud Computing
6
Reduction in Dynamic Power of Digital Circuits by Guarded Evaluation
9
POWER REDUCTION TECHNIQUES IN VLSI
7
Reduction of Static Power by Using Biasing and Body Biasing Techniques
6
Leakage current and power reduction techniques in combinational circuits
10
Peak to Average Power Ratio Reduction Techniques for OFDM Signals
6
Power Backoff Reduction Techniques for Generalized Multicarrier Waveforms
13
A NOVEL FILTER BASED PARTITIONING DECISION TREE MODEL FOR REAL TIME NETWORK SECURITY
10
A REVIEW PAPER ON POWER REDUCTION TECHNIQUES FOR FULL ADDER
8
A LOW POWER LEVEL SHIFTER USING POWER GATING TECHNIQUE FOR SOC APPLICATIONS
9
Comparison of Peak to Average Power Reduction Techniques in OFDM
6