high-speed gate design
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family
... The research on reversible logic is being pursued towards both design and synthesis. In the synthesis of reversible logic circuits there have been several interesting attempts in the literature such as the work in ...
5
A magnetically isolated gate driver for high-speed voltage sharing in series-connected MOSFETs
... suggested design process starts by selecting suitable power MOSFETs, typically chosen to achieve the lowest overall cost for the required voltage ...of high thermal conductivity such as epoxy ...
10
Design of a high speed digital to analog converter
... A HIGH voltage on the gate is achieved by switching it to a reference voltage and a LOW voltage is obtained by means of a charge redistribution network: a capacitive dividing network lowers the voltage on ...
109
Reliability of High Speed Ultra Low Voltage Differential CMOS Logic
... (ULV) gate are pre- ...ULV gate including the keeper function is thoroughly presented and the key advantages are pointed ...as speed, stability and noise-margin of the differential ULV both compared ...
15
Dadda Algorithm based Lowpower High Speed Multiplier using 4T XOR Gate
... The major blocks of a multiplier are AND GATE, Full adder, and half adder. Area and power dissipation of these circuits will reduce the overall power dissipation, area. So this paper is given a new multiplier ...
6
VLSI Architecture for Kogge- stone High Speed Addition Technique using XOR Gate
... processor’s speed mostly depends on adder design ...the high speed processing of the data transfer area must be less of the passive and active ...or gate delay of a gate is ...
7
Design of Floating Point For High Speed Multiplier
... in the significand multiplier result. The multiplication time taken by the carry save multiplier is determined by its critical path. The critical path starts at the AND gate of the first partial products (i.e. ...
9
A Comparator Circuit Design Using Cyclic Combinational Gate Diffusion Input (CCGDI) - For Low Power, Low Area and High Speed Applications in VLSI Design
... Table II shows how different Boolean functions can be realized by simple change of the input configurations of the GDI cell. GDI logic technique consumes less silicon area compared to other logic styles as it consists of ...
10
VLSI design of high-speed adders for digital signal processing applications.
... (l)Wheh the input vector X = (x 1,....x n ) is the true vector of the switching function f(x), node N1 is disconnected from ground and node N2 is connected to ground by a unique conducting path through the tree; (2) When ...
180
Design an High Speed Bypass Multiplier for Communication
... The output of the flip-flop is fed back to the XOR gate forming an accumulation unit together. Two AND gates along with their respective accumulation units form a structure responsible to realize the operations. ...
5
THE DESIGN OF HIGH PERFORMANCE THREE INPUT XOR GATE BASED ON COMPOUND GATE METHODOLOGY
... OR gate is a fundamental building primitive for adders which are mostly used in almost all the arithmetic circuits ...of high Fan-in XOR gate defines the performance of digital circuits like adders, ...
5
An Efficient Error Tolerant Adder Using Gate Diffusion Technique with Low power-high Speed
... adder design has been an important part in low-power VLSI system ...the speed and area of the adders is a major design ...and speed are usually conflicting constraints so that improving ...
11
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family
... logic design style for implementation in modern nanotechnology and quantum computing with minimal impact on physical ...the design of reversible logic gate structures and arithmetic units, however, ...
6
Design An High Speed Bypass Multiplier For Communication
... indicator the multiplexer selects one of either result. Then between the result of the multiplexer, an OR operation is performed and the .Q signal is used to determine the input of the D flip-flop. The output of the ...
5
Low-Power and High Speed Full Adder Using Optimized XOR and XNOR GATE Structures
... Every one of the circuits have been reproduced utilizing HSPICE in the 65-nm TSMC CMOS process innovation, and were provided with 1.2 V just as the most extreme recurrence for the information sources was 1 GHz. Fig. 8(b) ...
8
Resonant Gate Driver Design for High Efficiency Switching Power Converter.
... source gate driver, current source gate driver can effectively overcome the impact of parasitics on the switching ...switching speed of the power MOSFET can be controlled or even programmed for ...
131
Design of Vedic multipliers for High Speed, Low Power using OptimisedReversible Logic Gate Umarani U Joshi & N Ashok Kumar
... a design of reversible multi- plier which makes use of Peres gate for generation of partial products as compared to [10], which uses Fred- kin ...HNG gate was ...adder gate (PFAG) for its ...
5
Design of High Speed Binary to Gray Code Converter Using A Novel Two Transistor XOR Gate
... Different types of XOR[2] gates that have been realized over the years. The code converters [13],[16] are more complex and power consuming circuits in digital design. To reduce the power dissipation several code ...
6
Design of High Speed, Area Efficient, Low Power Vedic Multiplier using Reversible Logic Gate
... the speed of the multiplier since multiplier is one of the key hardware component in high performance systems such as FIR filters, digital signal processors and microprocessors ...such high ...
5
Design Of High Speed Gray To Binary Code Converter Using A Novel Two Transistor XOR Gate
... C.Pakkiraiah completed his B.Tech in Electronics and Communication Engineering from Sreenivasa Institute of Technology and management studies, Chittoor, Andhra Pradesh, India in 2009. He is now pursuing his Master of ...
5