hardware-efficient architecture design
Flexible and an Efficient Hardware Architecture for A Secured Data Communication
... In Symmetric key encryption, only one key is used to encrypt and decrypt data. The keys may be identical or there may be a simple transformation to go between the two keys. The keys, in practice, represent a shared ...
7
Design an Efficient VLSI Architecture for an Orthogonal Transformation
... purpose efficient hardware is required which can give good ...implemented architecture using row column decomposition technique implemented with distributed arithmetic a multiplier less ...speed ...
8
Area Efficient FPGA Implementation of Sobel Edge Detector for Image Processing Applications
... Proposed design is implemented on Vertex II Pro Xilinx FPGA because Xilinx provides most flexible ...implement efficient arithmetic functions like counters, adders and comparators whereas CPLDs are coarse ...
5
FPGA Implementation of the Ternary Pulse Compression Sequences
... signal design problem for radar application is suggested by sequences like binary, Polyphase, ternary and quequenary ...The Hardware Implementation architectures for Pulse compression signal processing ...
5
Hardware/Software Co-Design Architecture and Implementations of MIMO Decoders on FPGA
... All of these promising performance improvements resulting from MIMO system are achieved at a cost of increased computational complexity especially in the decoders at the receiver side. In a multiple-antenna channel ...
67
Fault Coverage Circuit architecture using efficient Hardware for Testing Applications Krishna Chaitanya & K Bindu Madhavi
... a Design-for- Testability (DFT) technique makes the electrical testing of a chip easier, faster, more efficient and less ...LFSR architecture for achieving appropriate fault coverage and consume less ...
10
Efficient Memory Architecture Design for Emerging Technologies.
... performance efficient systems forces computer archi- tects to re-think traditional computer architectures and search for alternative ways to realize greater computing ...and design specialized ...
126
Design and Implementation of an Efficient BIST Architecture for ROM
... on hardware overhead and concurrent test latency (CTL), also well suited for modules requiring exhaustive testing, such as Read Only Memories ...the hardware overhead, power and the delay, compared to ...
8
Design and Implementation of DSRC Encoders for Efficient Hardware Utilization
... Thus, the FM0 encoding just requires a single 1-bit flip-flop to store the previous value B(t−1). If the DFFA is directly removed, a non synchronization between A(t) and B(t) causes the logic fault of FM0 code. To avoid ...
10
A high speed 2D convolution hardware module for image processing applications in hardware
... of hardware architecture design of 2D convolution for Gaussian filter in spatial ...convolution design, while applying the concept of datapath ...for design modularization. ...
20
Design of Hardware Efficient High Efficiency Video Coding DCT
... the hardware complexity and delay of the system. DCT architecture involving shifters and adders are replaced using Scalable Approximation DCT architecture which reduced the computational complexity, ...
7
A POWER EFFICIENT AND ENHANCED VLSI ARCHITECTURE FOR VEDIC MULTIPLIER
... multiplier architecture which is quite different from the Conventional method of multiplication like shift and ...multiplier architecture is based on Vertical and Crosswise structure of Ancient Indian Vedic ...
11
Fully Reused VLSI Architecture for DSRC Applications Using SOLS Technique
... to design a fully reused VLSI architecture for ...the design to overcome this ...the Hardware Utilization Rate (HUR) from 57% to 100% for both FM0 and Manchester ...VLSI architecture, ...
13
An Efficient FPGA-based Frequency Shifter for LTE/LTE-A Systems
... A hardware-efficient algorithm and architecture for translating PRACH pream- bles into base band featuring high-accuracy and low complexity characteristics has been ...to design and implement ...
27
Efficient Hardware Design and Implementation of AES Cryptosystem
... an efficient hardware architecture design & implementation of Advanced Encryption Standard (AES)-Rijndael ...Circuit Hardware Description language ...
7
An Efficient Architecture for PCI Bus Design
... ABSTRACT: In several application of embedded system, the digital components interconnects are needs flexible to power and area of the devices. Also it requires a bus width with several versions like 64 bits or 32 bits ...
6
Exploiting the Reconfigurability of Programmable Hardware for Neural Engineering
... area-efficient hardware architectures and building blocks are presented to model spiking neurons and their rich ...delays. Hardware resources are calculated and it is argued that utilisation of ...
8
Telemetric Control of Traffic Lights Intersections in Ghana
... highly efficient telemetric control system which will monitor all the traffic lights intersections and also establish some control over traffic lights intersections from a base ...the design of a telemetry ...
8
STUDY ON 4G COMMUNICATION ARCHITECTURE COMPONENTS FOR SOCIAL NETWORKS
... 4G architecture, a single physical 4G communication device with multiple interfaces to access services on different wireless ...device architecture may improve call completion and expand effective coverage ...
5
FPGA Implementation of RECTANGLE Block Cipher Architectures
... In this work, for evaluation of architecture various metrics are considered. For resource estimation, Slices, Flip-flops and number of LUTs are taken into account. Resource usage for each design is ...
10