high-level synthesis algorithms
A Method for Generating, Evaluating and Comparing Various System-level Synthesis Results in Designing Multiprocessor Architectures
... Multiprocessing can be considered the most characteristic common property of complex digital systems. Due to the more and more complex tasks to be solved for fulfilling often conflicting requirements (cost, speed, energy ...
13
Optimized memory allocation and power minimization for FPGA based image processing
... partitioning algorithms has mainly focused on performance: namely, ...through High-Level Synthesis: however, their approach is predicated on re-organizing memory placement at algorithm ...
24
High-Level Synthesis Of Inverse Quantization And Transform Block For HEVC Decoder On FPGA
... a high demand for higher decompression rates in real-time ...processing algorithms like as HEVC, the designing of the control path takes as much time and effort as building the data path ...processing ...
5
Exploration of High-level Synthesis Techniques to Improve Computational Intensive VLSI Designs
... In this dissertation, we present two global interconnect optimization algorithms and a register reduction algorithm during high level synthesis. Specifically, we first pro- pose simultaneous ...
116
FPGA-Based Acceleration of Expectation Maximization Algorithm using High Level Synthesis
... Currently, Machine Learning algorithms are highly used to solve complex computationally intensive problems. Maximum Likelihood Estimation (MLE) carries a lot of standing in parametric estimation. MLE is used to ...
95
High Level Synthesis of DSP Applications Using Adaptive Negative Cycle Detection
... An important feature that can be noted from Figure 4 is the behavior of the algorithms as the number of changes between updates becomes very large. The RSJM algorithm is completely unaffected by this increase, ...
15
A Graph-based Framework for High-level Test Synthesis*
... of synthesis, modules are assigned to perform operations, registers to store variables and interconnections (mostly MUXs) to interconnect the components to each ...many algorithms to ...
6
System on Chip Design Using High Level Synthesis Tools
... of the PICO design tools to their FPGA flow, designers can create complex hardware [20] sub-systems from se- quential untimed C algorithms. It allows designers to explore programmability, performance, power, area ...
9
Design of a Flexible Schoenhage-Strassen FFT Polynomial Multiplier with High-Level Synthesis
... The loop structures of both the backward and forward FFTs up until this point were based on Algorithm 1 and Algorithm 2, respectively. Though these implementations are effective in software because they ensure that the ...
96
Robust and reliable hardware accelerator design through high-level synthesis
... and algorithms to either detect or detect and correct errors [46, 47, 73, ...(for algorithms in which correction is ...accelerator algorithms were modified to only provide detection capability; thus, ...
128
Time Period Minimization of Circuit Execution in High Level Synthesis
... achieve high speed ,low power, minimum time period of the critical ...logic synthesis system deal with circuit by partitioning them into an interconnection of combinational logic component and ...path ...
10
High Level Synthesis of Neural Network Chips
... In ASAP and ALAP algorithms, the decision of the next operation to be scheduled is made locally, which generally leads to sub-optimal designs. List scheduling overcomes this problem by using a more global ...
249
High Level Synthesis and Evaluation of the Secure Hash Standard for FPGAs
... There is still much work that can be done in this area. The biggest focus would be on further acceleration of the SHA-3 algorithms. The difference in performance between the HLS and HDL designed models is ...
139
Feasibility Study of SAR Processing using High Level Synthesis
... High-level synthesis takes a complete behavioural of C/C++ description of a system along with a series of directives that describe the architectural constraints, and automatically generates a HDL ...
5
Data-Flow Programming Paradigm for High Level Synthesis Improvement
... The strength of FPGAs is mainly due to their parallel architectural potential. To efficiently exploit these circuits, it is first necessary to identify the parallel potential present in the algorithms to be ...
16
High Level Synthesis using Learning Automata Genetic Algorithm
... Abstract—High-level synthesis consists of many interdependent tasks such as scheduling, allocation and ...in high-level synthesis are NP-complete and the design objectives are in ...
8
JIT trace based verification for high level synthesis
... Our JIT trace-based verification framework is built on VAST HLS, an existing LLVM-based HLS framework [9], [10]. VAST HLS translates C/C++ source inputs to Verilog RTL implementation by following typical HLS steps such ...
5
A COMPARATIVE STUDY OF PATTERN SYNTHESIS OF NONUNIFORM CIRCULAR ARRAYS USING FIREFLY, BAT AND CUCKOO SEARCH ALGORITHMS
... sidelobe level and high directivity with beam width constraint is ...(CS) algorithms are used to determine an optimum set of excitation amplitudes and antenna inter element ...proposed ...
9
High Performance Computing via High Level Synthesis
... Simulink models can be also translated to RTL description for hardware synthesis through a tool called HDL Coder. Efficient hardware implementation starting from an abstract model generally requires effective ...
126
Latency-Sensitive High-Level Synthesis for Multiple Word-Length DSP Design
... Multimedia, communications, and, more generally, con- sumer electronics applications are witnessing a rapid devel- opment towards integrating a complex system on a chip (SoC). The increasingly demanding requirements for ...
11