Quantum Cost
A Design and Implementation of Reversible Logic Based Combinational Circuit with low Quantum Cost
... In the field of cryptography, optical information processing low power CMOS design and nanotechnology Reversible logic has found its applications and has become one of the promising research directions this paper ...
7
Efficient Design of Reversible Multiplexers with Low Quantum Cost and Power Consumption
... Abstract- Multiplexing is the generic term used to designate the operation of sending one or more analogue or digital signals over a common transmission line at dissimilar times or speeds and as such, the scheme we use ...
6
Quantum Cost efficient Reversible Multiplier
... calculations are the count of the NOT (δ),AND (β) and XOR (α) in the output expressions. [12] The Garbage outputs are the outputs that are not used in the calculation. The Ancillary inputs are added to the reversible ...
5
Design of Efficient Reversible Multiply Accumulate (MAC) Unit
... lower quantum cost and lower number of feedback loops compared to the previous approaches with the help of local optimized ...of quantum cost of reversible circuit is ...
12
Design and Optimization of Reversible Multiplier Circuit
... of quantum cost and the ...the quantum gate implementation of the reversible TR ...the quantum cost, delay and minimum number of garbage ...
7
Design of a Novel Reversible Arithmetic Circuit using QCA
... In designing section each time focus is on reduction in garbage outputs, input-output counts, quantum cost and moreover increasing multi-functionality. All the existing reversible gates work on a single ...
7
Reversible Binary and BCD Adder Using DR Gate
... Rangaraju H G, Venugopal U, Muralidhara K N: proposes Reversible eight-bit Parallel Binary Adder/Subtractor unit. The Design I, Design II and Design III are used to implement half and full Adder/Subtractor. The ...
5
AN IMPROVED DESIGN OF A MULTIPLIER USING REVERSIBLE LOGIC GATES
... Reversible logic gates are very much in demand for the future computing technologies as they are known to produce zero power dissipation under ideal conditions. This paper proposes an improved design of a multiplier ...
8
Implementation Fault Tolerant Full Adder/Subtractor Using Reversible Logic Gates
... reducing cost of 23.07% on the number of gates, 52.67% on quantum cost, ...reducing cost of 34.72% on the number of gates, 43.24% on quantum cost, ...
10
Design Of Low Power Adder And Multiplier Using Reversible Logic Gates
... Pawel Kerntopf [20] explained multipurpose Reversible gates and example of efficient binary multipurpose reversible gates. Thapliyal and Ranganathan [5] proposed the design of Reversible Binary Sub tractor using TR Gate. ...
7
MGNREGA: Making Way for Social Change in Women’s: A Case Study of Musunuru Mandal in Andhra Pradesh
... nanotechnology, quantum computers and CMOS ...less quantum cost with respect to the universal gate. The quantum cost of the Peres gate is ...
7
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible Logic
... Abstract - In this project we are designing a 8 bit arithmetic and logical unit with the help of reversible logic. This ALU consists of 10 operations, 4 logical and 6 arithmetic operations. The logical operation include ...
6
Design and Performance Evaluation of Hybrid Vedic Multipliers
... inputs, quantum cost, number of total gates, Total Reversible Logic Implementation Cost (TRLIC), LUT’s, consuming power and improving speed compared with other existing conventional and reversible UT ...
5
An Approach for Realization of 2‘s Complement Adder Subtractor Using DKG Reversible Gate
... decrease quantum cost, depth of the circuits and the number of garbage outputs This paper represents an another approach to realize 4 bit 2’s complement adder subtractor by using reversible logic gates like ...
5
Designing and Improvement of a New Reversible Floating Point Adder
... of quantum cost, garbage outputs and constant inputs for these parts and finally compared this design with the existing ...the quantum cost, 78% and 26% of the garbage output and 79% and 30% ...
7
MULTIPLIER DESIGN USING SQUARER IN REVERSIBLE LOGIC
... less quantum cost, the second one was better in terms of less ancillary inputs and garbage ...techniques, quantum cost was reduced in comparison to ...
13
Design and Implementation of Efficient Reversible Arithmetic and Logic Unit
... The binary to gray code converter uses 8 Feynman gate to generate gray code. Gray codes are also called as reflected binary codes. Since random data are generated, it may be used to generate parity bits. These parity ...
13
Design of Decimal to BCD Code Converter using Reversible logic and QCA
... of Quantum computation, the reversible logic and nanotechnology has gathered a lot of attention of researcher’s in the recent years due to its low power dissipation ...quality. Quantum computing has been a ...
8
Simulation and Synthesis of Combinational Shifter using Reversible Gates
... The objective of this work is to design a Combinational Logic Shifterthat is most often found in digital systems, where they are used to move data bits to new locations on a data bus or to perform simple multiplication ...
7
Design and Analysis of Different Types of Combinational Circuit using Reversible Gate
... In this thesis two software tool Xilinx 14.1 versions are used for analyzing and the simulation of the circuits. Synthesis is done in 14.1i version also for the proposed designs. Xilinx 14.1i software version is used for ...
5