CMOS transistor pass gate
Design of ALU Based on Reversible Gates
... logic gate should follow property of bijection between input and ...logic gate, reversible logic gate can be designed by using pass transistor as given in [6] or CMOS logic as ...
10
An Approach to Design a New Multifunctional Reversible Logic Gate (MRLG)
... The Pass transistor logic (PT) realization of MRLG gate is shown in ...the transistor Q1 is OFF and Q2 is ...MRLG gate in CMOS realization technique is ...
8
A 0 8 V 0 23 nW 1 5 ns full swing pass transistor XOR gate in 130 nm CMOS
... This pass-transistor XOR thus does not suffer from signal level deteriorations like other pass-transistor XOR ...The transistor sizes are carefully chosen for optimal power-delay ...
8
Design the 2X1 MUX with 2T Logic and Comparing the Power Dissipation and Area with Different Logics
... C. Pass-transistor Logic style: The pass-transistor logic reduces the number of transistors required, by allowing the primary inputs to drive gate terminals as well as source-drain ...
7
A Low Power Decoding Circuitry for a Multi Channel Data Acquisition System using Gate Diffusion Input
... the Pass Transistor logic (PTL).Various methods for implementing Pass Transistor Logic was implemented with nMOS where different control signals are applied to Gate and Source of the n- ...
5
An Efficient Implementation of Low Power Three Input Xor/Xnor Gate
... complementary CMOS logic [16], the pull-down and pull-up networks used in the circuit perform the function in a complementary ...the CMOS with transmission gate ,[16]there is a advantage of using ...
7
A Full swing Ex-OR/Ex-NOR Gate Circuit Using Pass Transistor Logic with Five Transistors
... All the proposed and existing Ex-OR/Ex- NOR gates are simulated using Spectre Cadence in the voltage range of 0.6V to 1.8V using 180nm CMOS technology. Simulation is performed at varying supply voltages to show ...
7
Bit Swapping Linear Feedback Shift Register For Low Power Application Using 130nm Complementary Metal Oxide Semiconductor Technology (TECHNICAL NOTE)
... The pass transistor merged with transistor stack method yielded a better reduction in power dissipation compared to pass transistor design and NAND gate ...
8
IMPLEMENTATION OF HIGH EFFICIENCY FULL ADDER
... A combinational logic circuit is said to be independent of time since it gives the results based on present input alone.This paper is concerned about the comparison between the full adder circuits using CMOS ...
7
Reduction of Leakage Power using Stacking Power Gating Technique in Different CMOS Design Style at 45Nanometer Regime
... Many leakage reduction techniques are present reduce leakage power in the circuit at significant level. Power Gating has become one of the most widely used circuit design techniques for reducing leakage current in Static ...
8
Design of Low Power Encoder using different MOS techniques for a 4 bit Flash ADC
... Design of Flash ADC requires Encoders and comparators. Encoders consume more power. In order to check power consumption of an encoder we use different technologies such as CMOS logic, Pass transistor ...
5
Performance Analysis of Various Adder Circuits on 180nm Technology
... regular CMOS structure consists of both PMOS and NMOS transistors ...In CMOS network the PMOS transistor pass 1 and NMOS transistor pass 0 ...restored transistor logic ...
5
A Technique to Reduce Glitch Power during Physical Design Stage for Low Power and Less IR Drop
... in CMOS circuits when differential delay at the inputs of a gate is greater than inertial delay, which results into notable amount of power ...Logic gate may reduce glitches, but it results into ...
6
Design of Parallel Self Timed Adder
... 1-bit CMOS full adder cells using standard static CMOS logic ...Conventional CMOS (C-CMOS), Complementary pass transistor logic (CPL), Double pass transistor logic ...
7
Ultra Low Power Consumption Military Communication Systems
... the pass transistors which contain only one NMOS ...PMOS transistor is large in size, the capacitance in the circuit is reduced thereby reducing the power, size and increase in the ...
6
FORECASTING THE NUMBER OF DENGUE FEVER CASES IN MALANG REGENCY INDONESIA USING FUZZY INFERENCE SYSTEM MODELS
... In order to reduce this problem TSPC (True Single Phase Clock) logic is used which utilizes only single clock throughout the circuit. Hence a low power TSPC Domino logic adder cell has been designed, but this circuit ...
9
Analysis and Design of Low Power Arithmetic Circuits
... electronics, Pass transistor logic describes various logic families used in the design of integrated ...A pass transistor logic is used to enhance the performance of arithmetic and logic ...
8
Low Power 32-bit Improved Carry Select Adder based on MTCMOS Technique
... ABSTRACT: The raise in requirement for mobile and electronic devices is causing the necessity of low power. This paper presents the design of Carry Select Adder using MTCMOS technique. A 32-bit CSA is designed. The ...
7
Low-Power Adder Design Using Full-Swing Gate Diffusion Input Logic
... a CMOS circuit is sum total of dynamic power, short circuit power and static or leakage ...in CMOS circuits during the development of a low power electronic ...
7
Design of Parallel in Parallel out Shift Register using Clocked Pass Transistor Logic
... Conditional Data Mapping Flip Flop (CDMFF) [3] used only 7 clocked transistors, resulting in about 50% reduction in the number of clocked transistors. The Fig.1 shows the Conditional Data Mapping Flip Flop Design. There ...
5