Content-addressable memory
POWER REDUCTION IN CONTENT ADDRESSABLE MEMORY
10
A Novel Realization and Synthesis of Ternary Content Addressable Memory (TCAM) Design Using Reversible Circuits Mukka Nikhitha & Purini Suresh Reddy
8
A Low Power Content Addressable Memory Implemented In Deep Submicron Technology
8
Address Mapping In Content Addressable Memory Interface with A Low Power Approach
8
Low Power and Low Area Master Slave Match Line Design for Content Addressable Memory
8
Investigations on Implementation of Ternary Content Addressable Memory Architecture in SPARTAN 3E FPGA
6
A survey on different techniques and approaches for low power content addressable memory architectures
8
Analysis And Design of Low Power Content Addressable Memory (CAM) Cell
6
An Efficient Realization Structure and Synthesis of Ternary Content-Addressable Memory (TCAM) Design Based on Reversible Circuits
8
Precharge Free, Low Power Content Addressable Memory V Deepa, K Sravani & Karnarti Bhargavi
10
Content Addressable Memory Using Automatic Charge Balancing with Self Control Mechanism and Master Slave Match Line Design
15
Design of Low Power NAND-NOR Content Addressable Memory (CAM) Using SRAM
6
Low power and high performance hybrid content addressable memory (CAM) in SOI technology
6
Algorithm and Architecture for a Low-Power Content Addressable Memory Based on Sparse Compression Technique
7
Performance Evaluation of Ternary Content Addressable Memory and 3T 2R TCAM
10
An Efficient Design of Content Addressable Memory (BCAM/TCAM) using Push Rule 6T SARAM Cell N Venkatesh & Mr G Sravan Kumar
12
Vertically Partitioned SRAM-Based Ternary Content Addressable Memory
5
Design of high speed low power Content Addressable Memory (CAM) using parity bit and gated power matchline sensing
8
Implementation and Design of High Speed FPGA based Content Addressable Memory
8
LOW LEAKAGE POWER BINARY CONTENT ADDRESSABLE MEMORY CELL
9