• No results found

core-based system on chip

Thermal Safe Test Scheduling for Core Based System on a Chip Integrated Circuits

Thermal Safe Test Scheduling for Core Based System on a Chip Integrated Circuits

... complex system-on-chip (SOC) integrated ...heuristic based on a low-complexity test session thermal model in order to reduce the required computational effort while producing optimal or near-optimal ...

19

Addressing Useless Test Data in Core Based System on a Chip Test

Addressing Useless Test Data in Core Based System on a Chip Test

... the core wrapper design from ...reconfigurable core wrappers, in [23] the associated TAM algorithms have been ...introduced. Based on “TestRail” [14], a flexible test data mechanism, in [24], the ...

34

Improving Thermal Safe Test Scheduling for Core Based Systems on Chip Using Shift Frequency Scaling

Improving Thermal Safe Test Scheduling for Core Based Systems on Chip Using Shift Frequency Scaling

... Industrial experience shows that overheating due to rising levels of power consumption during test poses several very serious challenges since both soft error rates and device aging increase ex- ponentially with die ...

9

Design andStudy of On-chip Bus with Open Core Protocol Interface

Design andStudy of On-chip Bus with Open Core Protocol Interface

... featurescrossbar/partial-crossbar based interconnect and realizes mosttransactions defined in OCP, including 1) single transactions,2) burst transactions, 3) lock transactions, 4) pipelinedtransactions, and 5) ...

5

Design of an AC Servo Controller for a Dynamic Simulation Test System for Hydraulic Excavators Based on a System-on-chip Architecture

Design of an AC Servo Controller for a Dynamic Simulation Test System for Hydraulic Excavators Based on a System-on-chip Architecture

... test system for a hydraulic excavator, which is a closed loop system whose core is the AC servo ...test system of the hyd- raulic excavator to produce the corresponding ...

12

A FPGA Stereo Matching Algorithm Modeled By DSP Builder

A FPGA Stereo Matching Algorithm Modeled By DSP Builder

... a System-on-Programmable- Chip (SoPC) architecture to implement a stereo matching algorithm based on the sum of absolute differences (SAD) in a FPGA chip which can provide 1396×1110 disparity ...

6

Home Automation - Real Time Video Monitoring System Using Raspberry Pi

Home Automation - Real Time Video Monitoring System Using Raspberry Pi

... videomonitoring system based on ARM is designed, in which the embedded chip and the programming techniques are ...the core of the whole ...observance system is to overcome the weak ...

6

Design of Remote Acquisition System for Debris Flow Data Based on STM32

Design of Remote Acquisition System for Debris Flow Data Based on STM32

... the system and the staff have started up the device, the terminal begins A/D sampling by the internal timer whose unit ...the core of the data conversion circuit, and its sampling accuracy is 24 ...ADS1256 ...

9

Single Chip Encrypt or Decrypt or Core Implementation Of Aes Algorithm

Single Chip Encrypt or Decrypt or Core Implementation Of Aes Algorithm

... Data encryption (cryptography) is utilized in various applications and environments. The specific utilization of encryption and the implementation of the AES will be based on many factors particular to the ...

7

PaSE : Parallel Speedup Estimation Framework for Network-on-Chip Based Multi-core Systems

PaSE : Parallel Speedup Estimation Framework for Network-on-Chip Based Multi-core Systems

... speedup assuming that the network is in saturation i.g. when the network enters the congestion regions which resulted in increasing the latency drastically. In addition, we assumed that the packets size is 8 flits which ...

70

A lightweight RSA based System on a Chip Design for Constrained Application

A lightweight RSA based System on a Chip Design for Constrained Application

... of System-on-a-chip technology has made it possible for smart devices such as tablets and phones perform task that PCs execute though they are much ...RSA core as the hardware accelerator for ...

8

Design of an Integrated Circuit Chip Test Instrument

Design of an Integrated Circuit Chip Test Instrument

... digital chip testing instrument is designed based on HT46RU24 as technical core with the research object of the chip-level logic function system with digital integrated ...The ...

8

Hybrid based Self Test Solution for Embedded System on Chip

Hybrid based Self Test Solution for Embedded System on Chip

... In 2009 J. Zhou [16] presented the SBST methodology for the automatic test program generation that based on the divide- and-conquer test strategy. This methodology decomposes the processor into modules and then ...

8

Design and implementation of IP Core Based Architecture of Telecommand  System on chip (SoC) on FPGA

Design and implementation of IP Core Based Architecture of Telecommand System on chip (SoC) on FPGA

... multichip System-on-Board (SOB) to a single chip containing digital logic ,analog/mixed signal and RF blocks ...a chip has always existed as atrend by virtue of Moore' s Law, which predicts that for ...

5

SYSTEM-ON-A-CHIP (SOC)-BASED HARDWARE ACCELERATION FOR HUMAN ACTION RECOGNITION WITH CORE COMPONENTS

SYSTEM-ON-A-CHIP (SOC)-BASED HARDWARE ACCELERATION FOR HUMAN ACTION RECOGNITION WITH CORE COMPONENTS

... consumption. System-on-a-chip field-programmable gate arrays (SoC-FPGAs) have emerged as a major architecture approach for improving power efficiency while increasing computational ...

187

Design and Realisation of DDR2 SDRAM Controller for Image Real time Processing Based on FPGA

Design and Realisation of DDR2 SDRAM Controller for Image Real time Processing Based on FPGA

... SDRAM (Synchronous Dynamic Random-Access Memory) is one of the many types of RAM, the synchronisation means that SDRAM needs to rely on the clock to coordinate the work and its internal instruction sending, data ...

5

Target Tracking System based on Block Compressive Sensing

Target Tracking System based on Block Compressive Sensing

... surveillance system is to detect and track the target ...tracking system by using wireless visual sensor ...tracking system based on block compressive sensing that utilizes minimum amount of ...

5

An AES based Intellectual Property Identification in System on a Chip Design

An AES based Intellectual Property Identification in System on a Chip Design

... whole chip, the user runs into difficulty in tracking the FSM ...the chip has been ...is based on using different structures of the filter building block according to the distinct bits needed to be ...

6

Using single CCD and CMOS image sensor to construction video and image acquisition system

Using single CCD and CMOS image sensor to construction video and image acquisition system

... acquisition chip system using IBIS5-A-1300 COMS image sensor chip, a resolution of 1280 * 1024, full frame acquisition rate up to 27fps, maximum dynamic range up to 100dB, ...state. Chip ...

7

Intra Chip and Inter Chip Wireless Communication Analysis for Millimeter Wave using Miniaturized On Chip Antenna

Intra Chip and Inter Chip Wireless Communication Analysis for Millimeter Wave using Miniaturized On Chip Antenna

... [5]. On-chip antennas are mainly used as wireless interconnects for the purpose of inter-chip/intra-chip communications. Generally, interconnect is a physical or logical connection between two ...

9

Show all 10000 documents...

Related subjects