double edge-triggered
Design of Low Power Double Edge Triggered Phase Detector for DLL Clock Generators
... Abstract--A DLL based double edge triggered phase detector (DET-PD) is proposed for a clock generator in low power systems. The phase detector plays a vital role in DLL clock generators. To reduce ...
8
Asynchronous Data Sampling Within Clock-Gated Double Edge-Triggered Flip-Flops
... Power-reducing techniques have been added to DETFFs in order to save the power dissipated on the clock tree [12], [13]. Clock-gating [14] is one of the major techniques. For a large digital system, clock-gating technique ...
10
Hspice Simulation of D Latch and Double Edge Triggered Flip-Flop Using CNTFET
... ________________________________________________________________________________________________________ Abstract- The basic VLSI (Very Large Scale Integration) circuit element is Metal Oxide Semiconductor Field Effect ...
6
HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP
... Flip-flops use new gating techniques that reduce power dissipation to deactivating the clock signal. To overcome the presented clock duty cycle limitations of previously reported gated flip-flops. Numerical simulations ...
7
Implementation Of Shift Register Using Double Edge Triggered Flip Flop
... The sharing concept is similar to the single transistor clocked FF and another clock branch sharing flip-flop. In this new clock branch sharing scheme, Fig.1CBS_ip, the two groups of clocked branches in the previous ...
5
Design of High Performance Double Edge Triggered D-Flip flop using MTCMOS Technique
... ABSTRACT: Synchronous logic design is an important stream in designing the integrated circuits (IC). Flip-flops are the basic building blocks in any synchronous design. A large amount of power is consumed by flip flops ...
7
Design and Analysis of High Performance Double Edge Triggered D-Flip Flop based Shift Registers
... power Double Edge Triggered D-Flip flop (DETFF). Double Edge Triggered Flip Flops are bistable flip-flop circuits in which data is latched at rising and falling edge of ...
5
Current Mode Double Edge Triggered Flip Flop with Enable
... mode double edge triggered flip flop with enable design is ...mode double edge triggered flip flop with enable(CMDETFFE) to provide one-to-many signalling which is very useful ...
6
Design of a New Serializer and Deserializer Architecture for On Chip SerDes Transceivers
... A number of recent publications have already proposed inspiring solutions for reliable low power on-chip SerDes link with a new self timed signaling technique along differential transmission line or using resistive ter- ...
12
Design of Low Power Dual Edge Triggered Flip Flop Based On Signal Feed through Scheme
... falling edge of clock (Double-Edge triggered) [3], the frequency of the clock can be half of the clock frequency of the single edge triggered FF called Double-edge ...
7
Multi-Threshold Based Low Power Dual Edge Triggered Flip-Flop
... single edge triggered (either positive or negative edge triggered) and other is double edge triggered (both positive edge and negative edge ...an edge ...
10
LOW POWER SAR USING CMOS TECHNOLOGY; VLSI IMPLEMENTATION
... 2. C. K. Yuen “Another design of the successive approximation register for A/D converter”. 3. Shih-Lien Laund Milos Ercegovac, “A Novel CMOS Implementation of Double-Edge-Triggered Flip-Flops”MEMBER, ...
8
International Journal of Computer Science and Mobile Computing
... © 2013, IJCSMC All Rights Reserved 350 flops which is the large clock load, a novel clock branch sharing topology is proposed. The sharing concept is similar to the single transistor clocked FF and another clock branch ...
8
Reduction of Power and Delay usingSingle Event Transient Suppressor forSequential Elements
... the flip-flop input to filter out SETs, but this increases flip-flop delay regardless of whether a SET is occurring. The proposed SET suppressor can mitigate SETs by adjusting the clock edge timing. The SET ...
8
Design and Test of New Robust QCA Sequential Circuits
... falling edge triggered T flip-flop was ...level triggered and edge triggered QCA flip-flops and memory cell with set/reset ability were ...
10
Design of Positive Edge Triggered D Flip-Flop Using 32nm CMOS Technology
... D flip-flop is an important part of the modern digital circuits. Phase locked loop with an excellent performance is widely studied in recent years. Frequency divider and PFD are indispensable modules of PLL, which uses D ...
10
Performance of Dual Edge Triggered (DET) Flip-Flops Using Multiple C-Elements
... clock edge. When positive edge of clock input data transfer through upper data-path and when negative edge of clock input data transfer to lower data-path at any time input of ‘l3’ is zero then the ...
11
Generation of short electrical pulses based on bipolar transistors
... trailing edge of the trigger signal causes a fast depletion of the stored charge in the base-collector junc- tion which leads to a sudden increase of the base-collector ...ing edge of the input signal, the ...
6
Determination of Single Knife Edge Equivalent Parameters for Double Knife Edge Diffraction Loss by Deygout Method
... knife edge diffraction loss by Deygout multiple knife edge diffraction loss method is presented for a 6 GHz C-band microwave ...knife edge obstruction that will replace the dual obstruction by giving ...
8
Power And Area Optimization of Pulse Latch Shift Register
... The shift registers are commonly used for memory designs. The shift registers are design using edge triggered flip flops. All the flip flops are synchronized through clock signals. The increase in word ...
5