OR-gate based circuit
Low Power Logic Circuit Based Adiabatic Logic using Vtcmos
... Where KP=I 0 exp (− V TO−η V SD/nPVT). For the sake of simplicity, let us further simplify the magnitude of Kp by assuming, ηV SD/npVT ≪ 1.The value of η can be obtained directly from the 45- nm PTM model file. Putting ...
5
New Design Approach and Implementation of Minterm Generator Circuit using QCA
... generator circuit is presented in this paper. The digital AND gate and OR gate was implemented with the help of three input majority gate functions and majority gate implementation of ...
5
Digital mode with Single-Electron Transistor (DSET)
... inverter circuit, AND gate and OR gate can be recognized respectively as shown in Figure ...The circuit architectures of the proposed SET-based logic gates are identical to the ...
5
High Speed Noise Tolerant Domino Circuit For Wide Fan in AND OR Gates
... The circuit diagram of a wide fan-in OR gate circuit implemented using current comparison based domino (CCD) technique is shown in ...OR gate circuit implemented using current ...
7
GSM remote sensing for transmission line monitoring system using FPGA
... 2 services will be disrupted. Therefore, the problem may be solved by creating a remote sensing monitoring system to monitor the stealing activities of the copper cable. This project will be presented an ...
40
A Gate Diffused Input Based CMOS Full Adder Circuit for Low Power, High Speed Applications
... GDI technique has an advantage that it can reduce large complex function into less no. of functions. Gate diffused input is a novel design technique use for low power digital circuit. GDI cell contains ...
6
Circuit design with Independent Double Gate Transistors
... a gate con- trolled bulk current using either a p- or n-type substrate for the complementary transistor ...is based on transport of majority carriers in a bulk channel, whose effec- tive width is controlled ...
6
Quantum Gate Circuit Neural Network Optimization Algorithm Based on Performance Function
... network based on classical ...quantum gate matrices U ω and U γ in QGCNN, the essence of the weight update is to update the corresponding angle parameters ω and γ in the matrix [15] ...
6
Fuzzy-Logic-Based Approach to Accurate Modeling of Double Gate MOSFET for Nanoelectronic Circuit Design
... model based on parallel distributed processing of data. Hence, the FL-based model provides a practical insight into the nanoscale devices modeling without the uncertain accuracy or meticulous tuning effort ...
5
Design And Implementation Of Low Power Combinational Circuits On FPGA Using Reversible Encoder And Decoder In Vivado
... circuits based on reversible logic (i) Fan out is not permitted in reversible logic and (ii) Feedback is also not permitted in reversible ...the circuit. Delay is one of the important cost metrics. A ...
9
Implementation of Sequential Circuit using Reversible Fredkin gate on FPGA
... as based on nano-CMOS devices, low power molecular QCA computing, or NMR-based quantum computing, all are vulnerable to high error rates due to transient ...
6
Reversible Circuit Using Reversible Gate
... the circuit density in every 18 ...the circuit is both logically and physically ...reversible circuit has become very ...reversible gate, reversible sequential ...R1 based decoder ...
6
Design and Simulation of Gate Driver Circuit Using Pulse Transformer
... new gate driver circuit using pulse transformer that can provide negative voltage for off state, store energy to accelerate turning ...the gate firstly. With the process of gate charging, the ...
6
Design of Parallel Self Timed Adder
... Technology, Circuit Characterization and Performance Estimation , Combinational & Sequential Circuit desig,Circuit Simulation and various tools for testing and ...each circuit powers up ...
7
Characterization Quaternaty Lookup Table In Standard CMOS Process
... 1. Arithmetic logic design with color coded ternary for ternary computing. We introduces a novel means of representing ternary states using color-codes, suggests a logic design model for a ternary half adder ...
7
Hybrid HVDC circuit breaker with self powered gate drives
... hybrid circuit breaker if no additional components are used for reducing the ...hybrid circuit breaker from damage and also dissipates the energy stored in the line inductance to reduce the current to ...
25
BJT Digital Logic Gate Circuits (KEH)
... (d) Now build two RTL NOR gates, each one like the NOR gate in Fig. 3. Verify the operation of BOTH of these NOR gates, making sure that they follow the truth table recorded in Part (a) above. Then ...
9
DYNAMIC SENSOR RELOCATION TECHNIQUE BASED LIGHT WEIGHT INTEGRATED PROTOCOL FOR WSN
... Researchers have been investigating the possible exploration of device scaling to meet the changing requirements of the integrated circuit technology. Recently, Farzan Jazaeri et al (2013) states that the as CMOS ...
6
Overstress-Free Charge Pump White LED Driver
... peripheral circuit, the clock booster circuit, do not suffer from gate-oxide ...overstress. Gate oxide overstress arose when the potential difference of a certain junction of a transistor ...
6
Designing a Full Adder Circuit Based on Quasi Floating Gate
... floating gate transistor within the parallel re- sistors combining with gate capacitor involves the maximum power dissipation comparing to other ...the gate oxide thickness and increase of ...
7