Systems-on-Chip
Communication-centric debug of systems-on-chip using networks-on-chip
... Network-on-chip introduces new possibilities for debugging systems-on-chip. Debug is nec- essary because first-time-right SoC designs are still an utopia. An increasing number of cores and components ...
62
FRONT-END DESIGN FLOWS FOR SYSTEMS ON CHIP: AN EMBEDDED TUTORIAL
... modern systems-on-chip, focusing on the front end ...complex systems of today. A high end MPSoC (multiprocessor system on chip) today includes, apart from multiple processors, multiple memory ...
14
Designing Systems-on-Chip Using Cores
... Leading-edge systems-on-chip (SoC) being designed today could reach 20 Million gates and ...such systems, designers are increasingly relying on reuse of intellectual property (IP) ...
6
Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip
... single chip in the near future ...VLSI chip can no longer be viewed as a monolithic block of synchronous hardware, where all state transitions occur ...as systems of interacting subsystems — the ...
20
CTC: an End-To-End Flow Control Protocol for Multi-Core Systems-on-Chip
... We propose Connection then Credits (CTC) as a new end-to-end flow control protocol to handle message- dependent deadlocks in networks-on-chip (NoC) for multi- core systems-on-chip. CTC is based on ...
10
Extending systems on chip to the third dimension : performance, cost and technological tradeoffs
... mixed-signal systems, where different high-performance intellectual property (IP) blocks could also be integrated to achieve a better ...to chip stacking, 3-D integration can be performed at the wafer-level ...
8
Energy optimization of multiprocessor systems on chip by voltage selection
... processor systems which can change the supply voltage over a continuous ...distributed systems, mostly using heuristics [7], [8], ...distributed systems using an ILP ...
19
Performance analysis of general purpose and digital signal processor kernels for heterogeneous systems-on-chip
... Abstract. Various reasons like technology progress, flexi- bility demands, shortened product cycle time and shortened time to market have brought up the possibility and necessity to integrate different architecture ...
5
Deploying a Telecommunication Application on Multiprocessor Systems-on-Chip
... The work described in [7] showed that a clustered ar- chitecture using a two level interconnect is better adapted than many initiators and targets grouped around one single interconnect. In such a NUMA (Non Uniform ...
8
Design of Networks-on-Chip for Real-Time Multi-Processor Systems-on-Chip
... The development of the T-CREST NOC will be based on the experiences from work on the MANGO and AEthereal NOC’s. As mentioned in the introduction, multi-processor platforms for embedded systems are typically ...
5
DESIGN CHALLENGES IN MULTIPROCESSOR SYSTEMS-ON-CHIP
... Embedded systems must provide very high levels of performance, but under much more serious power and cost constraints than general-purpose systems. MPSoC designers need to take advantage of the knowledge ...
8
On-Chip Permutation Mesh Network for MPSOCs Network-on-Chip
... allowed Systems-on-Chip (SoCs) designs to grow continuously in count of components and ...entire chip . These challenges have led conventional bus-based-systems that are not reliable ...
5
Process Development for an Ultra High Density Chip-on-Chip Power Module.
... Power electronic modules are widely used in power electronic systems, such as switching power supplies, motor drives and electric vehicles. The packaging of power electronics is a critical factor to performance ...
116
Intra Chip and Inter Chip Wireless Communication Analysis for Millimeter Wave using Miniaturized On Chip Antenna
... on Chip (SoC) is an emerging technology for semiconductor devices that aims for better compaction with reduced interconnects, RC delay, noise, and power ...inter chip wireless communication is established ...
9
An Enhanced Inter/Intra-Chip Optical Network for Chip Multiprocessors
... 3) Network Protocols: Inter-chip communications require both the intra-chip and inter-chip networks, and are managed collaboratively by the network controllers. When a processor core wants to start a ...
6
ON-CHIP PERMUTATION NETWORK IN MULTIPROCESSOR SYSTEM ON-CHIP FOR ADDRESSING PERMANENT ERRORS
... This paper presents the design of on-chip permutation network to support traffic permutation and an adaptive system for detecting and bypassing permanent errors in on-chip interconnects. Without ...
7
Chip-off Success Rate Analysis Comparing Temperature and Chip Type
... The purpose of this study is to analyze data collected from chip-off analyses to determine if a statistical difference exists between the removal temperatures of flash m[r] ...
28
Injection Locked Clocking and Transmitter Equalization Techniques for Chip to Chip Interconnects
... Oscillator injection locking is a well known and deeply studied phenomenon. 17th century Dutch scientist Christiaan Huygens, noticed that the pendulums of two clocks on the wall moved in unison if the clocks were hung ...
157
Informative sequence based models for fragment distributions in ChIP seq, RNA seq and ChIP chip data
... common ChIP-seq bias characteristics as a result of their choice of method which did not account for any possible influence of nucleotides before the start of the ...
214
Flip Chip testing with a capacitive coupled probe chip.
... There have been some attempts to demonstrate capacitive coupling as a means of passing digital signals. Reference [50] argues for using capacitive coupling for all chip I/O signaling. In this scheme the normal ...
103