• No results found

power-hardware-in-the-loop (P-HiL)

Application of a MW-scale motor-generator set to establish power-hardware-in-the-loop capability

Application of a MW-scale motor-generator set to establish power-hardware-in-the-loop capability

... a Power-Hardware-in-the-Loop (P-HiL) testbed coupled to a MW-scale Motor-Generator (MG) ...the power interaction between the model and physical ...

6

Validation of algorithms to estimate distribution network characteristics using power-hardware-in-the-loop configuration

Validation of algorithms to estimate distribution network characteristics using power-hardware-in-the-loop configuration

... the Power Network Demonstrations Centre (PNDC) have been working together in the development and validation of optimal sensor placement and network topology estimation ...A ...

6

Ancillary service provision by demand side management : a real-time power hardware-in-the-loop co-simulation demonstration

Ancillary service provision by demand side management : a real-time power hardware-in-the-loop co-simulation demonstration

... real-time power hardware-in-the-loop co-simulation platform achieved by the integration of PowerMatcher (PM) with the University of Strathclyde’s DNAP ...

7

Improving the Performance of a Power Hardware In the Loop System by a New Interface Algorithm

Improving the Performance of a Power Hardware In the Loop System by a New Interface Algorithm

... Abstract. Power Hardware-In-the-Loop (PHIL) is an efficient way to analysis and test electrical equipment which is introduced into power ...

8

Comparison of multiple power amplification types for power hardware-in-the-loop applications

Comparison of multiple power amplification types for power hardware-in-the-loop applications

... Power Hardware-in-the-Loop (PHIL) is a simulation technology that has received a massive growth of interest in the last couple of ...known Hardware-in-the-Loop (HIL) technology ...a ...

6

Assessment and development of stability enhancing methods for dynamically changing power hardware-in-the-loop simulations

Assessment and development of stability enhancing methods for dynamically changing power hardware-in-the-loop simulations

... A power hardware-in-the-loop (PHIL) implementation comprises a virtually simulated network implemented within a digital real-time simulator (DRTS), a hardware component referred to as the ...

5

Power hardware-in-the-loop setup for developing, analyzing and testing mode identification techniques and dynamic equivalent models

Power hardware-in-the-loop setup for developing, analyzing and testing mode identification techniques and dynamic equivalent models

... a power hardware-in-the-loop (PHIL) setup is developed, consisting of a modified benchmark high voltage (HV) grid, namely the Kundur two area power system ...Dynamic Power Systems Lab- ...

6

Realization of high fidelity power-hardware-in-the-loop capability using a MW-scale motor-generator set

Realization of high fidelity power-hardware-in-the-loop capability using a MW-scale motor-generator set

... of power electronics-based amplifiers to enable PHIL capability has been widely reported, the use of Motor-Generator (MG) sets as the PHIL interfaces has not been fully ...the power amplifier, which offers ...

9

Performance optimisation of a flywheel energy storage system using the PNDC power hardware in the loop platform

Performance optimisation of a flywheel energy storage system using the PNDC power hardware in the loop platform

... 540kVA Power Hardware in the Loop (PHIL) testing ...Electric Power and Propulsion Project Arrangement ...ship power system ...marine power system ...ship power system ...

10

Multi-agent system with plug and play feature for distributed secondary control in microgrid—controller and power hardware-in-the-loop implementation

Multi-agent system with plug and play feature for distributed secondary control in microgrid—controller and power hardware-in-the-loop implementation

... The performance of MAS is proven by showing that the system is stable and frequency is controlled under various changes of the MG. Eight different scenarios with alteration of network topology are emulated as illustrated ...

21

European White Book on Real-Time Power Hardware in the Loop Testing : DERlab Report No. R- 005.0

European White Book on Real-Time Power Hardware in the Loop Testing : DERlab Report No. R- 005.0

... their power electronic interfaces and the plant compo- ...active power during frequency ...active power at the point of connection, aiming to avoid imbalances or over- loading in the networks ...

52

Power hardware in the loop platform for flywheel energy storage system testing for electric ship power system applications

Power hardware in the loop platform for flywheel energy storage system testing for electric ship power system applications

... ship power system ...of hardware can be tested as part of a ship power system without the need for a full ship ...of hardware to ship integration challenges, control methodologies, and ...

8

Initialization and synchronization of power hardware-in-the-loop simulations : a Great Britain network case study

Initialization and synchronization of power hardware-in-the-loop simulations : a Great Britain network case study

... measured hardware currents (after scaling) and the auxiliary signals used for initialization are of the same magnitude and phase, the replacement process is initiated by means of the synchronization switch shown ...

14

A new control method for the power interface in power hardware-in-the-loop simulation to compensate for the time delay

A new control method for the power interface in power hardware-in-the-loop simulation to compensate for the time delay

... A comparison between the ITM interface algorithm and the ITM with time–delay compensation algorithm has been car- ried out. Figs. 7-9 show comparisons of V1 and V2 in the time domain, since this is the simplest and most ...

5

Harmonic-by-harmonic time delay compensation Method for PHIL simulation of low impedance power systems

Harmonic-by-harmonic time delay compensation Method for PHIL simulation of low impedance power systems

... impedance power system such as: microgrids, marine or aero power systems, the simulation process becomes challenging due to the poor accuracy of the results achieved by the introduction of the time ...in ...

6

Novel Supervisory Control Algorithm to Improve the Performance of a Real-Time PV Power-Hardware-In-Loop Simulator with Non-RTDS

Novel Supervisory Control Algorithm to Improve the Performance of a Real-Time PV Power-Hardware-In-Loop Simulator with Non-RTDS

... algorithm of the PV PHIL simulator, the PV array maintained the maximum output voltage V oc state. 305[r] ...

18

An Accelerated Hardware Software in The Loop Technique for Control Units

An Accelerated Hardware Software in The Loop Technique for Control Units

... The more traditional application of the HIL concept is controller design and testing, in which a CU in hardware is integrated with virtual models of the devices and systems being controlled. Most famous techniques ...

12

Hardware-in-the-loop implementation for an active heave compensated drawworks

Hardware-in-the-loop implementation for an active heave compensated drawworks

... Abstract: This paper presents the setup and running of a hardware-in-loop (HIL) simulation for an active heave compensated (AHC) draw-works. A simulation model of the draw-works is executed on a PC to ...

11

The Star Scene Modeling and Generation for Hardware in the loop Simulation

The Star Scene Modeling and Generation for Hardware in the loop Simulation

... of hardware graphics generator and in the meantime, it is also a high-powered platform-independent graphic development ...specific hardware system and operating ...the hardware system, and can be ...

5

Hardware-in-Loop-Simulator for InnoSAT Attitude Control System

Hardware-in-Loop-Simulator for InnoSAT Attitude Control System

... The RCM4100 series is the first of the next-generation core modules that takes advantage of the new Rabbit® 4000 features such as hardware DMA, clock speeds of up to 60 MHz, I/O lines shared with up to six serial ...

5

Show all 10000 documents...

Related subjects